Low-voltage, low-power basic circuits

Analog Circuit Design - RF Circuits: Wide Band, Front-Ends, DAC's, Design Methodology and Verification for RF and Mixed-Signal Systems, Low Power and Low Voltage, AACD 2005

Volumn , Issue , 2006, Pages 295-327

  Baschirotto, Andrea ^a   D'Amico, Stefano ^a   Malcovati, Piero ^b  

^a UNIVERSITY OF SALENTO   (Italy)

^b UNIVERSITY OF PAVIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUITS; ELECTRIC SIGNAL SYSTEMS; INTEGRATED CIRCUIT MANUFACTURE; SIGNAL SYSTEMS; TIMING CIRCUITS;

BASIC CIRCUITS; CIRCUIT LEVELS; LOW POWER; LOW VOLTAGES; SYSTEM LEVELS; TRANSISTOR LEVEL;

LOW POWER ELECTRONICS;

EID: 84881149577     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/1-4020-3885-2_14     Document Type: Conference Paper

References (40)

1. M. Dessouky and A. Kaiser, "Very low-voltage digital-audio delta-sigma modulator with 88-dB range using local switch bootstrapping", IEEE J. of Solid-State Circuits, pp. 349-355, 2001.
2. V. Peluso, P. Vancorenland, A. M. Marques, M. S. J. Steyaert and W. Sansen, "A 900-mV low-power delta-sigma A/D converter with 77-dB dynamic range", IEEE J. of Solid-State Circuits, pp. 1887-1897, December 1998.
3. Yao Libin, M. S. J. Steyaert and W. Sansen, "A 1-V 140-W 88-dB audio sigma-delta modulator in 90-nm CMOS", IEEE J. of Solid-State Circuits, pp. 1809-1818, December 2004.
4. R. Gaggl, M. Inversi and A. Wiesbauer, "A Power Optimized 14-Bit SC Delta-Sigma Modulator for ADSL CO Applications", ISSCC 2004 Digest of Techical Papers, San Francisco, USA, pp. 82-83, February 2004.
5. S. Rabii and B. A. Wooley, "A 1.8-V digital-audio sigma-delta modulator in 0.8 m CMOS", IEEE J. of Solid-State Circuits, pp. 783-796, December 1997.
6. L. A. Williams III and B. A. Wooley, "A third-order sigma-delta modulator with extended dynamic range", IEEE J. of Solid-State Circuits, pp. 193-202, 1994.
7. O. Nys and R. K. Henderson, "A 19-bit low-power multibit sigma-delta ADC based on data weighted averaging", IEEE J. of Solid-State Circuits, pp. 933-942, 1997.
8. C. B. Wang, S. Ishizuka and B. Y. Liu, "A 113-dB DSD audio ADC using a density-modulated dithering scheme", IEEE J. of Solid-State Circuits, pp. 114-119, 2003.
9. Yang YuQing, A. Chokhawala, M. Alexander, J. Melanson and D. Hester, "A 114-dB 68-mW Chopper-stabilized stereo multibit audio ADC in 5.62 mm2", IEEE J. of Solid-State Circuits, pp. 2061-2068, 2003.
10. L. Lentola, A. Mozzi, A. Neviani, and A.Baschirotto, "A 1A Front-End for Pacemaker Atrial Sensing Channels with Early Sensing Capability", IEEE Transactions on Circuits and Systems-Part II-August 2003-pp. 397-403
11. V. Colonna, G. Gandolfi, F. Stefani, A.Baschirotto, "A 10.7MHz, Self-Calibrated, Switched-Capacitor Based, Multibit 2nd-Order Bandpass Modulator with On-Chip Switched-Buffer ", IEEE J. of Solid-State Circuits, pp. 1341-1346, Aug. 2004
12. S. Chatterjee, Y. Tsividis, P. Kinget, "0.5V Filter with PLL-Based Tuning in 0.18m CMOS", ISSCC 2005 Digest of Technical Papers, San Francisco, USA, pp. 506-507, February 2005
13. H. Banba, H. Shiga, A. Umezawa, T. Miyabata, T. Tanzawa, S. Atsumi and K. Sakuii, "A CMOS bandgap reference circuit with sub-1-V operation", IEEE Jornal of Solid-State Circuits, vol. 34, pp. 670-674, May 1999.
14. P. Malcovati, F. Maloberti, C. Fiocchi and M. Pruzzi, "Curvature Compensated BiCMOS Bandgap with 1 V Supply Voltage", IEEE J. of Solid-State Circuits, vol. 36, pp. 1076-1081, July 2001.
15. A. Baschirotto, R. Castello, "A 1V 1.8MHz CMOS Switched-opamp SC filter with rail-to-rail output swing", IEEE J. of Solid State Circuits, pp. 1979-1986, December 1997.
16. B. J. Blalock, P.E. Allen and G.A. Rincon-Mora, "Designing 1-V opamp using standard digital CMOS technology." IEEE Transactions on Circuits and Systems II, vol. 45, pp. 930-936, July 1998.
17. M. Waltari, and K.A.I. Halonen, "1-V 9-Bit Pipelined Switched-Opamp ADC", IEEE J. of Solid State Circuits, January 2001, pp.129-134
18. A. Baschirotto, P. Cusinato, G. Montagna, R. Castello, "Fully differential, switched capacitor, operational amplifier circuit with common-mode controlled output", USA patent (issued)-6,411,166 B2-25/6/2002
19. http://ims.unipv.it/prin03/
20. A. Baschirotto, E. Dallago, P. Malcovati, M. Marchesi, G. Venchi, "Precise vector-2D magnetic field sensor system for electronic compass", IEEESensors 2004-Vienna (Austria)-Oct. 2004-pp. 1028-1031
21. R. Castello, A. G. Grassi and S. Donati, "A 500-nA sixth-order bandpass SC filter", IEEE J. of Solid-State Circuits, vol. 25, pp. 669-676, June 1990.
22. F. Montecchi, "Time-shared switched-capacitor ladder filters insensitive to parasitic effects", IEEE Transactions on Circuits and Systems, vol. 31, pp. 349-353, April 1984.
23. C. Enz, and G.C. Temes, "Circuit techniques for reducing the effects of opamp imperfections: autozeroing, correlated double sampling, and chopper stabilization", Proc. IEEE, Nov. 1996, pp. 1584-1614
24. K. Haug, F. Maloberti, G.C. Temes, "Switched-capacitor integrators with low finite-gain sensitivity" Electronics Letters, vol. 21, pp.1156-1157, Nov. 1985
25. K. Nagaraj, J. Vlach, T.R. Viswanathan, and K. Singhal, "Switched-Capacitor Integrator with Reduced Sensitivity to Amplifier Gain," Electronics Letters, vol. 22, pp. 1103-1105, Oct. 1986
26. K. Nagaraj, T.R. Viswanathan, K. Singhal, and J. Vlach, "Switchedcapacitor circuits with reduced sensitivity to amplifier gain," IEEE Trans. on Circuits and Systems, vol. CAS-34, pp. 571-574, May 1987.
27. L.E. Larson, and G.C. Temes, "Switched-capacitor building-blocks with reduced sensitivity to finite amplifier gain, bandwidth, and offset voltage", IEEE International Symposium on Circuits and Systems (ISCAS '87) , pp. 334-338.
28. J. J. F. Rijns and H. Wallinga, "Spectral analysis of double-sampling switched-capacitor filters", IEEE Transactions on Circuits and Systems, pp. 1269-1279, Nov. 1991.
29. J. Silva, U.Moon, J. Steensgaard, and G.C. Temes, "Wideband lowdistortion delta-sigma ADC topology", IEE Electronics Letters, 7th June 2001
30. M. Ozgun, Y. Tsividis, and G. Burra, "Dynamically Power-Optimized Channel-Select Filter for Zero-IF GSM", ISSCC 2005 Digest of Technical Papers, San Francisco, USA, pp. 504-505, February 2005
31. F. Rezzi, A. Baschirotto, and R. Castello, "3V 12-55MHz BiCMOS pseudodifferential continuous-time filter", IEEE Transaction on Circuits and Systems-II-Nov. 1995-pag. 896-903
32. S. Mortezapour and E. K. F. Lee, "A 1-V, 8-bit successive approximation ADC in standard CMOS process", IEEE J. of Solid State Circuits, Apr. 2000
33. A. Baschirotto, "A low-voltage Sample&Hold circuit in standard CMOS technology operating at 40Ms/s", IEEE Transactions on Circ. and Syst.-Part II-vol. 48, no. 4, April 2001, pp. 394-399
34. G. Nicollini, A. Nagari, P. Confalonieri, C. Crippa, "A-80 dB THD, 4Vpp switched capacitor filter for 1.5 V battery-operated systems", IEEE J. of Solid-State Circuits, vol. 31, pp. 1214-1219, August 1996
35. T.B. Cho, P.R. Gray, "A 10b, 20Ms/s, 35mW pipeline A/D converter", IEEE J. of Solid-State Circuits, vol. 30, pp. 166-172, March 1996
36. A.M. Abo, P.R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analogto-digital converter", IEEE J. of Solid-State Circuits, pp. 599-606, May 1999
37. J. Crols, and M. Steyaert, "Switched-Opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages", IEEE J. of Solid-State Circuits, Vol. SC-29, no.8, pp.936-942, August 1994
38. M. Keskin, U.-K. Moon, , and G. C. Temes, "A 1-V 10-MHz Clock-Rate 13-Bit CMOS Modulator Using Unity-Gain-Reset Opamps", IEEE JSSC, July 2002
39. A. Baschirotto, R. Castello, G.P. Montagna, "An active series switch for switched-opamp circuits", IEE Electronics Letters-9th July 1998, Vol. 34, no. 14-pag. 1365-1366
40. G.-C. Ahn, D.-Y. Chang, M. Brown, N. Ozaki, H. Youra, K. Yamamura, K. Hamashita, K. Takasuka, G. Temes, Un-Ku Moon, "A 0.6V 82dB Delta-Sigma Audio ADC Using Switched-RC Integrators", ISSCC 2005 Digest of Technical Papers, San Francisco, USA, pp. 166-167, February 2005