A 19-bit low-power multibit sigma-delta ADC based on data weighted averaging

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 7, 1997, Pages 933-941

  Nys, Olivier ^a,b   Henderson, Robert K ^a,b,c  

^a IEEE   (Switzerland)

^b CSEM   (Switzerland)

^c VLSI Vision Limited   (United Kingdom)

Author keywords

Analog digital conversion; Data weighted averaging; Dynamic element matching; Low power; Multibit; Sigma delta modulation; Switched capacitor circuits

Indexed keywords

ALGORITHMS; DELTA MODULATION; DIGITAL FILTERS; DIGITAL TO ANALOG CONVERSION; FEEDBACK;

DYNAMIC ELEMENT MATCHING; LOW POWER MULTIBIT SIGMA-DELTA ANALOG TO DIGITAL CONVERTER;

ANALOG TO DIGITAL CONVERSION;

EID: 0031188064     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.597283     Document Type: Article

References (14)

1. E. Vittoz, "Future of analog in the VLSI environment," in Proc. ISCAS'90 Int. Symp. Circuits Systems, New Orleans, LA, June 7-9, 1990, pp. 1372-1375.
2. W. Redman-White and D. J. L. Bourner, "Improved dynamic linearity in multi-level Σ-Δ converters by spectral dispersion of D/A distortion products," in Proc. ECCTD'89 European Conf. Circuit Theory and Design, Brighton, U.K., Sept. 5-8, 1989, pp. 205-208.
3. A. Maloberti, "Convertitore digitale analogico sigma-delta multilivello con matching dinamico degli elementi," Tesi di Laurea, Universita degli Studi di Pavia, 1990-1991.
4. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit ΔΣ A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, vol. 42, pp. 753-762, Dec. 1995.
5. B. Nauta, "Analog CMOS low-power design considerations," in Dig. Low Power-Low, Voltage Workshop at ESSCIRC'96, Neuchâtel, Sept. 20, 1996, pp. 1-16.
6. O. Nys, R. Henderson, and E. Dijkstra, "Low power high resolution A/D converters," in Proc. 38th Midwest Symp. Circuits and Systems, Rio de Janeiro, Brazil, Aug. 13-16, 1995, vol. 2, pp. 734-739.
7. F. Maloberti, F. Francesconi, P. Malcovati, and O. Nys, "Design considerations on low-voltage low-power data converters," IEEE Trans. Circuits Syst. 1, vol. 42, pp. 853-863, Nov. 1995.
8. L. E. Larson, T. Cataltepe, and G. C. Temes, "Multibit oversampled ΣΔ A/D convertor with digital error correction,Δ Electron. Lett., vol. 24, no. 16, pp. 1051-1052, Aug. 4, 1988.
9. O. Nys and R. Henderson, "A monolithic 19-bit 800 Hz low power multibit sigma delta CMOS ADC using data weighted averaging," in Proc. ESSCIRC'96, Neuchâtel, Switzerland, Sept. 17-19, 1996, pp. 252-255.
10. L. R. Carley, "A noise-shaping coder topology for 15+ bit converters," IEEE J. Solid-State Circuits, vol. SC-24, pp. 267-273, Apr. 1989.
11. O. Nys and R. Henderson, "An analysis of dynamic element matching techniques in sigma-delta modulation," in Proc. ISCAS'96, Atlanta, GA, May 12-15, 1996, pp. 231-234.
12. K. Yamamura, A. Nogi, and A. Barlow, "A low power 20 bit instrumentation delta-sigma ADC," in Proc. CICC'94, San Diego, CA, May 1-4, 1994, pp. 519-522.
13. E. Dijkstra, O. Nys, C. Piguet, and M. Degrauwe, "On the use of modulo arithmetic comb filters in sigma delta modulators," in Proc. ICASSP'88, Apr. 1988, pp. 2001-2004.
14. R. Henderson and O. Nys, "Dynamic element matching techniques with arbitrary noise shaping function," in Proc. ISCAS'96, Atlanta, GA, May 12-15, 1996, pp. 293-296.