Power-efficient error-resiliency for H.264/AVC context-adaptive variable length coding

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 2012-January, Issue , 2012, Pages

  Shafique, Muhammad ^a   Zatt, Bruno ^a   Rehman, Semeen ^a   Kriebel, Florian ^a   Henkel, Jörg ^a  

^a KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; ENERGY CONSERVATION; MOTION PICTURE EXPERTS GROUP STANDARDS; RADIATION HARDENING; SOFTWARE TESTING; VIDEO SIGNAL PROCESSING;

ADAPTIVE NATURES; COMPUTING HARDWARE; CONTEXT ADAPTATION; LEAKAGE ENERGIES; POWER EFFICIENCY; STATISTICAL DISTRIBUTION; TECHNOLOGY SCALING; VARIABLE LENGTH CODING;

ERRORS;

EID: 85019466130     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2012.6176560     Document Type: Conference Paper

References (30)

1. ITU-T Rec. H.264 and ISO/IEC 14496-10:2005 (E) (MPEG-4 AVC), "Advanced video coding for generic audiovisual services", 2005.
2. J. Ostermann et al., "Video coding with H.264/AVC: Tools, Performance, and Complexity", IEEE Circuits and System Magazine, vol. 4, no. 1, pp. 7-28, 2004.
3. R. Baumann, "Radiation-induced soft errors in advanced semiconductor technologies", IEEE TDMR, vol. 5, no. 3, pp. 305-316, 2005.
4. S.Borkar, T. Karnik, V. De, "Design and Reliability Challenges in Nanometer Technologies", IEEE DAC, pp. 75-75, 2004.
5. J. W. Wells, J. Natarajan, A. Chatterjee, "Error resilient video encoding using Block-Frame Checksums", IEEE IOLTS, pp. 289-294, 2010.
6. H.-Y. Cheong, I. S. Chong, A. Ortega, "Computation Error Tolerance in Motion Estimation Algorithms", IEEE ICIP, pp.3289-3292, 2006.
7. R. Vadlamani et al.,"Multicore soft error rate stabilization using adaptive dual modular redundancy", IEEE DATE, pp. 27-32, 2010.
8. D. Ernst et al., "Razor: circuit-level correction of timing errors for low-power operation", IEEE MICRO, vol. 24, no. 3, pp. 10-20, 2004.
9. G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, D. I. August, S. S. Mukherjee, "Software controlled fault tolerance", ACM TACO, vol. 2, pp. 366-396, 2005.
10. G. V. Varatkar, N. R. Shanbhag, "Energy-efficient motion estimation using error-tolerance", IEEE ISLPED, pp. 113-118, 2006.
11. Y. Wang, S. Wenger, J. Wen, A. Katsaggelos, "Review of error resilient coding techniques for real-time video communications", IEEE Signal Processing Magazine, vol. 17, no. 4, pp. 61-82, 2000.
12. C. Nguyen, "Fault Tolerant Huffman Coding for JPEG Image Coding System", Technical Report, http://www.ece.ucdavis.edu/cerl/ReliableJPEG
13. C. Nguyen, G. R. Redinbo, "Fault tolerance design in JPEG 2000 image compression system", IEEE Transactions on Dependable and Scure Computing, vol. 2, no. 1, pp. 57-75, 2005.
14. M. A. Makhzan, A. Khajeh, A. Eltawil, F. J. Kurdahi, "A low power JPEG2000 encoder with iterative and fault tolerant error concealment", IEEE TVLSI, vol. 17, no. 6, pp. 827-837, 2009.
15. A. K. Djahromi, A. Eltawil, F. J. Kurdahi, "Exploiting fault tolerance towards power efficient wireless multimedia applications", IEEE Consumer communications and networking conference, pp. 400-404, 2007.
16. A. Heinig, M. Engel, F. Schmoll, P. Marwedel, "Improving transient memory fault resilience of an H.264 decoder", IEEE ESTIMedia, pp. 121-130, 2010.
17. S. Rehman, M. Shafique, F. Kriebel, J. Henkel, "ReVC: Computationally Reliable Video Coding on Unreliable Hardware Platforms: A Case Study on Error-Tolerant H.264/AVC CAVLC Ertropy Coding", IEEE ICIP, pp.405-408, 2011.
18. M. Shafique, B. Molkenthin, J. Henkel, "An HVS-based Adaptive Computational Complexity Reduction Scheme for H.264/AVC Video Encoder using Prognostic Early Mode Exclusion", IEEE DATE, pp.1713-1718, 2010.
19. M. Shafique, L. Bauer, J. Henkel, "enBudget: A Run-Time Adaptive Predictive Energy-Budgeting Scheme for Energy-Aware Motion Estimation in H.264/MPEG-4 AVC Video Encoder", IEEE DATE, pp.1725-1730, 2010.
20. H.265/HEVC, High Efficiency Video Coding: http://www.h265.net/.
21. S. Roy, N. Ranganathan, S. Katkoori, "State-Retentive Power Gating of Register Files in Multi-core Processors featuring Multithreaded In-Order Cores", IEEE Transaction on Computers, 2010.
22. H. Singh, K. Agarwal, D. Sylvester, K. J. Nowka, "Enhanced leakage reduction techniques using intermediate strength power gating", IEEE TVLSI, vol. 15, no. 11, pp. 1215-1224, 2007.
23. IBM® XIV®: http://publib.boulder.ibm.com/infocenter/ibmxiv/r2/index.jsp.
24. AMD PhenomTM II Processor Product Data Sheet 2010.
25. Flux calculator: www.seutest.com/cgi-bin/FluxCalculator.cgi.
26. J. Hu, S. Wang, S. G. Ziavras, "In-Register Duplication: Exploiting Narrow-Width Value for Improving Register File Reliability", DSN, pp. 281-290, 2006.
27. H.264 Codec JM 13.2: http://iphome.hhi.de/suehring/tml/index.htm.
28. S. Rehman, M. Shafique, F. Kriebel, J. Henkel, "Reliable Software for Unreliable Hardware: Embedded Code Generation aiming at Reliability", IEEE CODES+ISSS, pp. 237-246, 2011.
29. S. Saponara, M. Martina, M. Casula, L. Fanucci, G. Masera, "Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding", Microprocessors & Microsystems, vol. 34, no. 7-8, pp. 316-328, 2010.
30. S. Saponara, L. Fanucci, S. Marsi, G. Ramponi, "Algorithmic and architectural design for real-time and power-efficient Retinex image/video processing", Journal of real-time image processing, vol. 1, no. 4, pp. 267-283, 2007.