Application-driven end-to-end traffic predictions for low power NoC design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 21, Issue 2, 2013, Pages 229-238

  Huang, Yoshi Shih Chieh ^a   Chou, Kaven Chun Kai ^a   King, Chung Ta ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Dynamic voltage frequency scaling (DVFS); End to end traffic prediction; Low power design; Many core; Network on chip (NoC); Power management

Indexed keywords

DYNAMIC VOLTAGE/FREQUENCY SCALING; LOW-POWER DESIGN; MANY-CORE; NETWORK ON CHIP; POWER MANAGEMENTS; TRAFFIC PREDICTION;

ENERGY MANAGEMENT; MICROPROCESSOR CHIPS; ROUTERS; SERVERS; VLSI CIRCUITS;

LOW POWER ELECTRONICS;

EID: 84872950245     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2012.2187688     Document Type: Article

References (22)

1. S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, M. Mattina, C.-C Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F.Montenegro, J. Stickney, and J. Zook, "Tile64 - processor: A 64-core soc with mesh interconnect," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2008, pp. 88-598.
2. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffman, P. Johnson, J.-W. Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal, "The rawmicroprocessor: A computational fabric for software circuits and general-purpose programs," IEEE Micro, vol. 22, no. 2, pp. 25-35, Mar. 2002. (Pubitemid 34434061)
3. Z. Yu, M. Meeuwsen, R. Apperson, O. Sattari, M. Lai, J. Webb, E. Work, D. Truong, T. Mohsenin, and B. Baas, "Asap: An asynchronous array of simple processors," IEEE J. Solid-State Circuits, vol. 43, no. 3, p. 695, Mar. 2008.
4. S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D.Webb, "The alpha 21364 network architecture," IEEE Micro, vol. 22, no. 1, pp. 26-35, Jan./Feb. 2002. (Pubitemid 34149477)
5. A. B. Kahng, B. Li, L.-S. Peh, and K. Samadi, "Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration," in Proc. Design, Autom. Test Euro. Conf. Exhib. (DATE), 2009, pp. 423-428.
6. A. K.Mishra, R. Das, S. Eachempati, R. Iyer, N. Vijaykrishnan, and C. R. Das, "A case for dynamic frequency tuning in on-chip networks," in Proc. 42nd Int. Symp. Microarch., ser. MICRO 42, 2009, pp. 292-303.
7. A. K. Mishra, A. Yanamandra, R. Das, S. Eachempati, R. Iyer, N. Vijaykrishnan, and C. R. Das, "Raft: A router architecture with frequency tuning for on-chip networks," J. Parallel Distrib. Comput., vol. 71, pp. 625-640, May 2011.
8. U. Y. Ogras and R. Marculescu, "Prediction-based flow control for network- on-chip traffic," in Proc. 43rd ACM/IEEE Design Autom. Conf., 2006, pp. 839-844. (Pubitemid 47114011)
9. G. Chen, F. Li, M. Kandemir, and M. Irwin, "Reducing noc energy consumption through compiler-directed channel voltage scaling," in Proc. ACM SIGPLAN Conf. Program. Lang. Design Implementation, 2006, pp. 193-203.
10. C. Isci, G. Contreras, and M. Martonosi, "Live, runtime phase monitoring and prediction on real systems with application to dynamic power management," in MICRO 39: Proc. 39th Annu. IEEE/ACM Int. Symp. Microarch., 2006, pp. 359-370. (Pubitemid 351337010)
11. Y. S.-C. Huang, K. C.-K. Chou, C.-T. King, and S.-Y. Tseng, "NTPT: On the end-to-end traffic prediction in the on-chip networks," in Proc. 47th Design Autom. Conf. (DAC), 2010, pp. 449-452.
12. F. Worm, P. Ienne, P. Thiran, and G. De Micheli, "An adaptive lowpower transmission scheme for on-chip networks," in Proc. 15th Int. Symp. Syst. Synth., 2002, p. 100.
13. W. Kim, M. Gupta, G. Wei, and D. Brooks, "System level analysis of fast, per-core dvfs using on-chip switching regulators," in Proc. IEEE 14th Int. Symp. High Perform. Comput. Arch. (HPCA), 2008, pp. 123-134.
14. Y. S.-C. Huang, K. C.-K. Chou, and C.-T. King, "Implementation details of ATPT-based predictions for low power NOC Design," 2012.
15. N. Muralimanohar, R. Balasubramonian, and N. Jouppi, "Optimizing NUCA organizations and wiring alternatives for large caches with Cacti 6.0," in Proc. 40th Annu. IEEE/ACM Int. Symp. Microarch., 2007, pp. 3-14.
16. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The splash-2 programs: characterization and methodological considerations," in Proc. 22nd Annu. Int. Symp. Comput. Arch. (ISCA), 1995, pp. 24-36.
17. Intel, "Intel MPI Benchmarks," [Online]. Available: http://software. intel.com/en-us/articles/intel-mpi-benchmarks/
18. J. Hu and R.Marculescu, "Exploiting the routing flexibility for energy/ performance aware mapping of regular NOC architectures award," in Proc. Design, Autom., Test Euro. Conf. Exhib., 2004, pp. 688-693.
19. S. Murali and G. De Micheli, "Bandwidth-constrained mapping of cores onto NOC architectures," in Proc. Design, Autom., Test Euro. Conf. Exhib., 2004, pp. 896-901.
20. K. J. Nesbit and J. E. Smith, "Data cache prefetching using a global history buffer," in Proc. 10th Int. Symp. HPCA-10 High Perform. Comput. Arch., 2004, p. 96.
21. N.Agarwal, T.Krishna, L. Peh, andN. Jha, "Garnet:Adetailed on-chip network model inside a full-system simulator," in Proc. Int. Symp. Perform. Anal. Syst. Softw., 2009, pp. 33-42.
22. T. Sherwood, E. Perelman, and B. Calder, "Basic block distribution analysis to find periodic behavior and simulation points in applications," in Proc. Int. Conf. Parallel Arch. Compilation Techn., 2001, pp. 3-14. (Pubitemid 33085420)