NTPT: On the end-to-end traffic prediction in the on-chip networks

Proceedings - Design Automation Conference

Volumn , Issue , 2010, Pages 449-452

  Huang, Yoshi Shih Chieh ^a   Chou, Kaven Chun Kai ^a   King, Chung Ta ^a   Tseng, Shau Yin ^b  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

Author keywords

End to end traffic prediction; Many core; Network on chip

Indexed keywords

CRITICAL ISSUES; DYNAMIC VOLTAGE/FREQUENCY SCALING; IN-CHIP; KEY TECHNIQUES; LOW AREA; MANY-CORE; NETWORK ON CHIP; NETWORK TRAFFIC; ON CHIP MEMORY; ON-CHIP INTERCONNECTION NETWORK; ON-CHIP NETWORKS; OR-NETWORKS; POWER CONSUMPTION; PREDICTION ACCURACY; THERMAL DISTRIBUTIONS; TRAFFIC FLOWING; TRAFFIC PATTERN; TRAFFIC PREDICTION; UNIQUE FEATURES;

COMPUTER AIDED DESIGN; INTERCONNECTION NETWORKS; MULTIPROCESSING SYSTEMS; SERVERS; VLSI CIRCUITS;

FORECASTING;

EID: 77956198135     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1837274.1837386     Document Type: Conference Paper

References (10)

1. S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, M. Mattina, C.-C. Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F. Montenegro, J. Stickney, and J. Zook. Tile64 - processor: A 64-core soc with mesh interconnect. In Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pages 88-598, Feb. 2008.
2. Y. S.-C. Huang, K. C.-K. Chou, and C.-T. King. Ntpt: On the end-to-end traffic prediction in the on-chip networks. Technical report, 2010.
3. C. Isci, G. Contreras, and M. Martonosi. Live, runtime phase monitoring and prediction on real systems with application to dynamic power management. In MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pages 359-370, Washington, DC, USA, 2006. IEEE Computer Society.
4. A. B. Kahng, B. Li, L.-S. Peh, and K. Samadi. Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration. In Proc. DATE '09. Design, Automation. Test in Europe Conference. Exhibition, pages 423-428, Apr. 20-24, 2009.
5. K. J. Nesbit and J. E. Smith. Data cache prefetching using a global history buffer. In Proc. 10th International Symposium on HPCA-10 High Performance Computer Architecture, page 96, Feb. 14-18, 2004.
6. U. Y. Ogras and R. Marculescu. Prediction-based flow control for network-on-chip traffic. In Proc. 43rd ACM/IEEE Design Automation Conference, pages 839-844, 2006.
7. L. Shang, L.-S. Peh, and N. K. Jha. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proc. Ninth International Symposium on High-Performance Computer Architecture HPCA-9 2003, pages 91-102, Feb. 8-12, 2003.
8. L. Shang, L.-S. Peh, A. Kumar, and N. K. Jha. Temperature-aware on-chip networks. 26(1):130-139, Jan. 2006.
9. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The splash-2 programs: characterization and methodological considerations. In ISCA '95: Proceedings of the 22nd annual international symposium on Computer architecture, pages 24-36, New York, NY, USA, 1995. ACM.
10. T.-Y. Yeh and Y. N. Patt. Alternative implementations of two-level adaptive branch prediction. In Proc. 19th Annual International Symposium on Computer Architecture, pages 124-134, May 1992.