메뉴 건너뛰기




Volumn 8, Issue 22, 2012, Pages 3417-3421

Silicon nanowire charge-trap memory incorporating self-assembled iron oxide quantum dots

Author keywords

Fowler Nordheim tunneling; non volatile memory devices; self assembly; semiconductor quantum dots; silicon nanowires

Indexed keywords

ASSEMBLY YIELDS; CHARGE TRAP; FOWLER-NORDHEIM TUNNELING; MEMORY PERFORMANCE; NONVOLATILE MEMORY DEVICES; ORDERED ARRAY; PRECISE INTEGRATION; QUANTUM-DOT SIZE; SELF-ASSEMBLED; SILICON NANOWIRE FIELD-EFFECT TRANSISTORS; SILICON NANOWIRES; STORAGE ELEMENTS; STORED CHARGE;

EID: 84869464643     PISSN: 16136810     EISSN: 16136829     Source Type: Journal    
DOI: 10.1002/smll.201200940     Document Type: Article
Times cited : (5)

References (32)
  • 1
    • 84870635862 scopus 로고    scopus 로고
    • International Technology Roadmap for Semiconductors accessed: August, 2012
    • International Technology Roadmap for Semiconductors. http://www.itrs.net/ links/2009itrs/home2009.htm, accessed: August, 2012.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.