A VLSI implementation of the adaptive exponential integrate-and-fire neuron model

Advances in Neural Information Processing Systems 23: 24th Annual Conference on Neural Information Processing Systems 2010, NIPS 2010

Volumn , Issue , 2010, Pages

  Millner, Sebastian ^a   Grübl, Andreas ^a   Meier, Karlheinz ^a   Schemmel, Johannes ^a   Schwartz, Marc Olivier ^a  

^a UNIVERSITY OF HEIDELBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

SILICON WAFERS; VLSI CIRCUITS;

'CURRENT; EXPONENTIAL INTEGRATE-AND-FIRE; FIRING PATTERNS; HARDWARE NEURON; INTEGRATE-AND-FIRE NEURONS; NEURON MODELING; PROTOTYPE CHIP; TRANSISTOR-LEVEL SIMULATION; VLSI IMPLEMENTATION; WAFER SCALE;

NEURONS;

EID: 85162388068     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. Carver A. Mead and M. A. Mahowald. A silicon model of early visual processing. Neural Networks, 1(1):91-97, 1988.
2. C. A. Mead. Analog VLSI and Neural Systems. Addison Wesley, Reading, MA, 1989.
3. Misha Mahowald and Rodney Douglas. A silicon neuron. Nature, 354(6354):515-518, Dec 1991.
4. E. Farquhar and P. Hasler. A bio-physically inspired silicon neuron. Circuits and Systems I: Regular Papers, IEEE Transactions on, 52(3):477-488, march 2005.
5. J.V. Arthur and K. Boahen. Silicon neurons that inhibit to synchronize. In Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on, pages 1186 -1186, 27-30 2007.
6. P. Livi and G. Indiveri. A current-mode conductance-based silicon neuron for address-event neuromorphic systems. In Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on, pages 2898 - 2901, 24-27 2009.
7. Jayawan H.B. Wijekoon and Piotr Dudek. Compact silicon neuron circuit with spiking and bursting behaviour. Neural Networks, 21(2-3):524-534, 2008. Advances in Neural Networks Research: IJCNN '07, 2007 International Joint Conference on Neural Networks IJCNN '07.
8. J. Schemmel, A. Grübl, K. Meier, and E. Muller. Implementing synaptic plasticity in a VLSI spiking neural network model. In Proceedings of the 2006 International Joint Conference on Neural Networks (IJCNN). IEEE Press, 2006.
9. J. Schemmel, D. Brüderle, K. Meier, and B. Ostendorf. Modeling synaptic plasticity within networks of highly accelerated I&F neurons. In Proceedings of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS), pages 3367-3370. IEEE Press, 2007.
10. Alain Destexhe. Conductance-based integrate-and-fire models. Neural Comput., 9(3):503-514, 1997.
11. Daniel Brüderle, Eric Müller, Andrew Davison, Eilif Muller, Johannes Schemmel, and Karlheinz Meier. Establishing a novel modeling tool: A python-based interface for a neuromorphic hardware system. Front. Neuroinform., 3(17), 2009.
12. A. P. Davison, D. Brüderle, J. Eppler, J. Kremkow, E. Muller, D. Pecevski, L. Perrinet, and P. Yger. PyNN: a common interface for neuronal network simulators. Front. Neuroinform., 2(11), 2008.
13. R. Brette and W. Gerstner. Adaptive exponential integrate-and-fire model as an effective description of neuronal activity. J. Neurophysiol., 94:3637-3642, 2005.
14. FACETS. Fast Analog Computing with Emergent Transient States - project website. http://www.facets-project.org, 2010.
15. Henry Markram, Maria Toledo-Rodriguez, Yun Wang, Anirudh Gupta, Gilad Silberberg, and Caizhi Wu. Interneurons of the neocortical inhibitory system. Nat Rev Neurosci, 5(10):793-807, Oct 2004.
16. Richard Naud, Nicolas Marcille, Claudia Clopath, and Wulfram Gerstner. Firing patterns in the adaptive exponential integrate-and-fire model. Biological Cybernetics, 99(4):335-347, Nov 2008.
17. J. Schemmel, J. Fieres, and K. Meier. Wafer-scale integration of analog neural networks. In Proceedings of the 2008 International Joint Conference on Neural Networks (IJCNN), 2008.
18. J. Fieres, J. Schemmel, and K. Meier. Realizing biological spiking network models in a configurable wafer-scale hardware system. In Proceedings of the 2008 International Joint Conference on Neural Networks (IJCNN), 2008.
19. J. Schemmel, D. Brüderle, A. Grübl, M. Hock, K. Meier, and S. Millner. A wafer-scale neuromorphic hardware system for large-scale neural modeling. In Proceedings of the 2010 IEEE International Symposium on Circuits and Systems (ISCAS), pages 1947-1950, 2010.
20. T.S. Lande, H. Ranjbar, M. Ismail, and Y. Berg. An analog floating-gate memory in a standard digital technology. In Microelectronics for Neural Networks, 1996., Proceedings of Fifth International Conference on, pages 271 -276, 12-14 1996.
21. Alain Destexhe, Diego Contreras, and Mircea Steriade. Mechanisms underlying the synchronizing action of corticothalamic feedback through inhibition of thalamic relay cells. Journal of Neurophysiology, 79:999-1016, 1998.
22. Martin Pospischil, Maria Toledo-Rodriguez, Cyril Monier, Zuzanna Piwkowska, Thierry Bal, Yves Frégnac, Henry Markram, and Alain Destexhe. Minimal hodgkin-huxley type models for different classes of cortical and thalamic neurons. Biological Cybernetics, 99(4):427-441, Nov 2008.
23. Eugene M. Izhikevich. Which Model to Use for Cortical Spiking Neurons? IEEE Transactions on Neural Networks, 15:1063-1070, 2004.
24. Shaul Druckmann, Yoav Banitt, Albert Gidon, Felix Schrmann, Henry Markram, and Idan Segev. A novel multiple objective optimization framework for constraining conductance-based neuron models by experimental data. Front Neurosci, 1(1):7-18, Nov 2007.
25. Eugene M. Izhikevich. Simple Model of Spiking Neurons. IEEE Transactions on Neural Networks, 14:1569-1572, 2003.
26. IBM. System blue gene solution. ibm.com/systems/deepcomputing/bluegene/, 2010.