Fine-grained activation for power reduction in DRAM

IEEE Micro

Volumn 30, Issue 3, 2010, Pages 34-47

  Cooper Balis, Elliott ^a   Jacob, Bruce ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

DRAM; DRAMsim; fine grained activation; low power design; memory system; posted CAS command

Indexed keywords

ADDITIONAL LOGIC; ARCHITECTURE OPTIMIZATION; DRAM DEVICES; LOW-POWER DESIGN; MEMORY CONTROLLER; MEMORY SYSTEMS; POWER CONSUMPTION; POWER REDUCTIONS;

CHEMICAL ACTIVATION;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 77954599847     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2010.43     Document Type: Conference Paper

References (11)

1. B. Jacob, S.W. Ng, and D.T. Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann, 2007.
2. D. Wang et al., ''DRAMsim: A Memory- System Simulator,'' ACM SIGARCH Computer Architecture News, vol.33, no.4, 2005, pp. 100-10
3. DDR2 SDRAM, part no. MT47H256M4, data sheet, Micron Technologies, 2004; http://download.micron.com/pdf/datasheets/ dram/ddr2/1GbDDR2.pdf.
4. R.J. Baker,CMOS Circuit Design, Layout, and Simulation, 2nd ed., Wiley-IEEE Press, 2005.
5. B. Keeth et al., DRAM Circuit Design: Fundamental and High-Speed Topics, 2nd ed., Wiley-IEEE Press, 2007.
6. ''Calculating Memory System Power for DDR2,'' tech. note TN-47-104, Micron Technologies, 2005; http://download.micron. com/pdf/technotes/ddr2/ tn4704.pdf.
7. 128 M-Bit (4-Bank- 1 M-Word- 32-Bit) Single Data Rate I/F FCRAM, part no. MB81ES123245-10, data sheet DS05- 11440-2E, Fujitsu, 2006; http://www. datasheetdir.com/MB81ES123245-10+ download.
8. R. Saied and C. Chakrabarti, ''Scheduling for Minimizing the Number ofMemory Accesses in Low Power Applications,'' Proc. Workshop VLSI Signal Processing, IEEE Press, 1996, pp. 169-178.
9. L. Mason, ''Low Power DRAM Roadmap Faces Rocky Road and Fuzzy Guardrails,'' Denali Memory Report, blog, 27 June 2008; http://www.denali.com/ wordpress/index. php/dmr/2008/06/27/low-power-dram- roadmap-faces-rocky-road.
10. B. Davis, B. Jacob, and T. Mudge, ''The New DRAM Interfaces: SDRAM, RDRAM, and Variants,'' Proc. High Performance Computing, LNCS 1940, Springer, 2000, pp. 26-31.
11. V. Cuppu and B. Jacob, ''Concurrency, Latency, or System Overhead: Which Has the Largest Impact on Uniprocessor DRAM-System Performance?'' Proc. 28th Ann. Int'l Symp. Computer Architecture (ISCA 01), ACM Press, 2001, pp. 62-71.