Application-aware deadlock-free oblivious routing

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2009, Pages 208-219

  Kinsy, Michel ^a   Cho, Myong Hyon ^a   Wen, Tina ^a   Suh, Edward ^b   Van Dijk, Marten ^a   Devadas, Srinivas ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^b Cornell University   (United States)

Author keywords

Oblivious routing; On chip interconnection networks; Systems on chip

Indexed keywords

BANDWIDTH ESTIMATES; CHANNEL LOADS; DEADLOCK AVOIDANCE; DEADLOCK FREEDOM; DEPENDENCE GRAPHS; HEURISTIC APPROACH; MIXED INTEGER-LINEAR PROGRAMMING; NETWORK SIMULATION; OBLIVIOUS ROUTING; ON-CHIP INTERCONNECTION NETWORK; PRIVATE CHANNELS; STATIC CHANNELS; SYSTEMS ON CHIPS;

AD HOC NETWORKS; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; COMPUTERS; HEURISTIC ALGORITHMS; HEURISTIC METHODS; INTEGER PROGRAMMING; INTERCONNECTION NETWORKS; LINEARIZATION; TELECOMMUNICATION NETWORKS;

ROUTING ALGORITHMS;

EID: 70450237428     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1555754.1555782     Document Type: Conference Paper

References (43)

1. Tobias Bjerregaard and Shankar Mahadevan. A survey of research and practices of network-on-chip. ACM Computing Surveys, 38(1), 2006.
2. Tobias Bjerregaard and Jens Sparsø. Virtual channel designs for guaranteeing bandwidth in asynchronous network-on-chip. In Proceedings of the IEEE Norchip Conference (NORCHIP 2004). IEEE, 2004.
3. Ge-Ming Chiu. The odd-even turn model for adaptive routing. IEEE Trans. Parallel Distrib. Syst., 11(7):729-738, 2000.
4. M. H. Cho, C.-C. Cheng, M. Kinsy, G. E. Suh, and S. Devadas. Diastolic Arrays: Throughput-Driven Reconfigurable Computing. In Proceedings of the Int'l Conference on Computer-Aided Design, November 2008.
5. M. H. Cho, M. Lis, K. S. Shim, M. Kinsy, T. Wen, and S. Devadas. Oblivious routing in on-chip bandwidth-adaptive networks. Technical Report CSAIL-TR-2009-011 (http://hdl.handle.net/1721.1/44958), Massachusetts Institute of Technology, March 2009.
6. Thomas H. Cormen, Charles E. Leiserson, Ronald L. Rivest, and Clifford Stein. Introduction to Algorithms. MIT Press/McGraw-Hill, 2001.
7. William J. Dally, P. P. Carvey, and L. R. Dennison. The Avici terabit switch/router. In Proceedings of the Symposium on Hot Interconnects, pages 41-50, August 1998.
8. William J. Dally and Charles L. Seitz. Deadlock-Free Message Routing in Multiprocessor Interconnection Networks. IEEE Trans. Computers, 36(5):547-553, 1987.
9. William J. Dally and Brian Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2003.
10. W.J. Dally. Virtual-channel flow control. IEEE Transactions on Parallel and Distributed Systems, 03(2):194-205, 1992.
11. José Duato. A new theory of deadlock-free adaptive routing in wormhole networks. IEEE Trans. Parallel Distrib. Syst., 4(12):1320-1331, 1993.
12. José Duato. A necessary and sufficient condition for deadlock-free adaptive routing in wormhole networks. IEEE Trans. Parallel Distrib. Syst., 6(10):1055-1067, 1995.
13. Mike Galles. Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip. In Proceedings of the Symposium on Hot Interconnects, pages 141-146, August 1996.
14. Roman Gindin, Israel Cidon, and Idit Keidar. NoC-Based FPGA: Architecture and Routing. In First International Symposium on Networks-on-Chips (NOCS 2007), pages 253-264, 2007.
15. Christopher J. Glass and Lionel M. Ni. The turn model for adaptive routing. J. ACM, 41(5):874-902, 1994.
16. Thomas Gross and David R. O'Hallaron. iWarp: anatomy of a parallel computing system. MIT Press, Cambridge, MA, USA, 1998.
17. Zvika Guz, Isask'har Walter, Evgeny Bolotin, Israel Cidon, Ran Ginosar, and Avinoam Kolodny. Efficient link capacity and qos design for network-on-chip. In DATE '06: Proceedings of the conference on Design, automation and test in Europe, pages 9-14, 2006.
18. J. Hu and R. Marculescu. Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures. In Proc. Design, Automation and Test in Europe Conference, 2003.
19. Jingcao Hu and Radu Marculescu. DyAD: Smart Routing for Networks on Chip. In Design Automation Conference, June 2004.
20. Natalie Enright Jerger, Li-Shiuan Peh, and Mikko Lipasti. Virtual circuit tree multicasting: A case for on-chip hardware multicast support. In ISCA '08: Proceedings of the 35th annual international symposium on Computer architecture, 2008.
21. N. K. Kavaldjiev, G. J. M. Smit, and P. G. Jansen. A virtual channel router for on-chip networks. In IEEE Int. SOC Conf., Santa Clara, California, pages 289-293. IEEE Computer Society Press, September 2004.
22. Jon Michael Kleinberg. Approximation algorithms for disjoint paths problems. PhD thesis, Massachusetts Institute of Technology, 1996. Supervisor-Michel X. Goemans.
23. Amit Kumar, Li-Shiuan Peh, Partha Kundu, and Niraj K. Jha. Toward ideal on-chip communication using express virtual channels. IEEE Micro, 28(1):80-90, 2008.
24. Olav Lysne and Josä Duato. Fast dynamic reconfiguration in irregular networks. In ICPP '00: Proceedings of the Proceedings of the 2000 International Conference on Parallel Processing, page 449, 2000.
25. Robert D. Mullins, Andrew F. West, and Simon W. Moore. Low-latency virtual-channel routers for on-chip networks. In Proc. of the 31st Annual Intl. Symp. on Computer Architecture (ISCA), pages 188-197, 2004.
26. Srinivasan Murali, David Atienz, Luca Benini, and Giovanni De Micheli. A Method for Routing Packets Across Multiple Paths in NoCs with In-Order Delivery and Fault-Tolerance Gaurantees. VLSI Design, 2007.
27. Srinivasan Murali and Giovanni De Micheli. Sunmap: a tool for automatic topology selection and generation for nocs. In DAC '04: Proceedings of the 41st annual conference on Design automation, pages 914-919, 2004.
28. Ted Nesson and S. Lennart Johnsson. ROMM routing on mesh and torus networks. In Proc. 7th Annual ACM Symposium on Parallel Algorithms and Architectures SPAA'95, pages 275-287, 1995.
29. Lionel M. Ni and Philip K. McKinley. A survey of wormhole routing techniques in direct networks. Computer, 26(2):62-76, 1993.
30. Chrysostomos A. Nicopoulos, Dongkook Park, Jongman Kim, Narayanan Vijaykrishnan, Mazin S. Yousif, and Chita R. Das. ViChaR: A dynamic virtual channel regulator for network-on-chip routers. In Proc. of the 39th Annual Intl. Symp. on Microarchitecture (MICRO), 2006.
31. M. Palesi, R. Holsmark, S. Kumar, and V. Catania. A methodology for design of application specific deadlock-free routing algorithms for NoC systems. In Proc. Intl. Conf. on Hardware-Software Codesign and System Synthesis, Seoul, Korea, October 2006.
32. M. Palesi, G. Longo, S. Signorino, R. Holsmark, S. Kumar, and V. Catania. Design of bandwidth aware and congestion avoiding efficient routing algorithms for networks-on-chip platforms. Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS), pages 97-106, 2008.
33. Li-Shiuan Peh and William J. Dally. Flit-reservation flow control. In In Proc. of the 6th Int. Symp. on High-Performance Computer Architecture (HPCA), pages 73-84, January 2000.
34. Li-Shiuan Peh and William J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In Proc. International Symposium on High-Performance Computer Architecture (HPCA), pages 255-266, January 2001.
35. Loren Schwiebert. Deadlock-free oblivious wormhole routing with cyclic dependencies. In SPAA '97: Proceedings of the ninth annual ACM symposium on Parallel algorithms and architectures, pages 149-158, 1997.
36. Daeho Seo, Akif Ali, Won-Taek Lim, Nauman Rafique, and Mithuna Thottethodi. Near-optimal worst-case throughput routing for two-dimensional mesh networks. In Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA 2005), pages 432-443, 2005.
37. rd ACM/IEEE International Symposium on Networks-on-Chip, May 2009.
38. Craig B. Stunkel and Peter H. Hochschild. SP2 high-performance switch architecture. In Proceedings of the Symposium on Hot Interconnects, pages 115-121, August 1994.
39. Craig B. Stunkel, Dennis G. Shea, Don G. Grice, Peter H. Hochschild, and Michael Tsao. The SP1 high-performance switch. In Proceedings of the Scalable High Performance Computing Conference, pages 150-157, May 1994.
40. Brian Towles, William J. Dally, and Stephen Boyd. Throughput-centric routing algorithm design. In SPAA '03: Proceedings of the fifteenth annual ACM symposium on Parallel algorithms and architectures, pages 200-209, 2003.
41. L. G. Valiant and G. J. Brebner. Universal schemes for parallel communication. In STOC '81: Proceedings of the thirteenth annual ACM symposium on Theory of computing, pages 263-277, 1981.
42. Krzysztof Walkowiak. New algorithms for the unsplittable flow problem. In ICCSA (2), volume 3981 of Lecture Notes in Computer Science, pages 1101-1110, 2006.
43. Xiaoxiong Zhong and Virginia Mary Lo. Application-specific deadlock free wormhole routing on multicomputers. In PARLE '92: Proceedings of the 4th International PARLE Conference on Parallel Architectures and Languages Europe, pages 193-208, 1992.