Physical vs. virtual express topologies with low-swing links for future many-core NoCs

NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip

Volumn , Issue , 2010, Pages 173-180

  Chen, Chia Hsin Owen ^a   Agarwal, Niket ^b   Krishna, Tushar ^a   Koo, Kyung Hoae ^c   Peh, Li Shiuan ^a   Saraswat, Krishna C ^c  

^a Department of Electrical Engineering and Computer Science   (United States)

^b Princeton University   (United States)

^c Stanford University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LARGE DIAMETER; LINK DESIGN; LOW SWING; MANY-CORE; MESH TOPOLOGIES; ON CHIPS; ON-CHIP NETWORKS; REALISTIC SYSTEMS; SCALABILITY PROBLEMS; SYNTHETIC NETWORKS; VIRTUAL TOPOLOGIES;

DESIGN; EMBEDDED SYSTEMS; MESH NETWORKING; MICROPROCESSOR CHIPS;

TOPOLOGY;

EID: 77955098159     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2010.26     Document Type: Conference Paper

References (18)

1. "International technology roadmap for semiconductors," http://www.itrs.net.
2. N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha, "GARNET: A detailed on-chip network model inside a full-system simulator," in Proceedings of International Symposium on Performance Analysis of Systems and Software, Apr. 2009.
3. W. J. Dally and B. Towles, "Route packets not wires: On-chip interconnection networks," June 2001.
4. W. Dally, "Express cubes: Improving the performance of k-ary n-cube interconnection networks," IEEE Transactions on Computers, vol. 40, no. 9, 1991.
5. W. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann Pub., 2003.
6. P. Gratz, C. Kim, R. McDonald, S. Keckler, and D. Burger, "Implementation and evaluation of on-chip network architectures," in International Conference on Computer Design, October 2006.
7. B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu, "Express cube topologies for on-chip interconnects," in Proceedings of International Symposium of High Performance Computer Architecture, February 2009.
8. R. Ho, T. Ono, F. Liu, R. Hopkins, A. Chow, J. Schauer, and R. Drost, "High-speed and low-energy capacitively-driven on-chip wires," International Solid State Circuits Conference, pp. 412-413, February 2007.
9. Intel, "From a few cores to many: A tera-scale computing research overview," http://download.intel.com/research/platform/terascale/terascale- overview-paper-pdf.
10. A. B. Kahng, B. Li, L.-S. Peh, and K. Samadi, "Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration," In Proceedings of Design Automation and Test in Europe (DATE), February 2009.
11. P. Kapur, G. Chandra, and K. C. Saraswat, "Power estimation in global interconnects and its reduction using a novel repeater optimization methodology," Design Automation Conference, pp. 461-466, June 2002.
12. J. Kim, J. Balfour, and W. Dally, "Flattened butterfly topology for onchip networks," in Proceedings of the 40th International Symposium on Microarchitecture, Chicago, IL, December 2007.
13. K.-H. Koo, P. Kapur, J. Park, H. Hoh, S. Wong, and K. C. Saraswat, "Performance comparison between capacitively driven low swing and conventional interconnects for cu and carbon nanotube wire technologies," International Interconnect Technology Conference, 2009.
14. A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha, "Express virtual channels: Towards the ideal interconnection fabric," in Proc. Int. Symp. Computer Architecture (and IEEE Micro Top Picks 2008).
15. A. Kumar, L.-S. Peh, and N. K. Jha, "Token flow control," in Proceedings of the 41st International Symposium on Microarchitecture, Lake Como, Italy, November 2008.
16. H. Matsutani, M. Koibuchi, H. Amano, and T. Yoshinaga, "Prediction router: Yet another low latency on-chip router architecture," in Proceedings of International Symposium of High Performance Computer Architecture, February 2009.
17. D. Wentzlaff, P. Griffin, H. Hoffman, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. B. III, and A. Agarwal, "On-chip interconnection architecture of the tile processor," IEEE Micro, pp. 15-31, 2007.
18. H. Zhang, V. George, and J. M. Rabaey, "Low-swing on-chip signaling techniques: Effectiveness and robustness," IEEE Trans. on Very Large Scale Integration Systems.