Oblivious routing in on-chip bandwidth-adaptive networks

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2009, Pages 181-190

  Cho, Myong Hyon ^a   Lis, Mieszko ^a   Shim, Keun Sup ^a   Kinsy, Michel ^a   Wen, Tina ^a   Devadas, Srinivas ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE NETWORKS; ADAPTIVE ROUTING; BI-DIRECTIONAL LINKS; BISECTION BANDWIDTH; BURSTY TRAFFIC; COMPLEX HARDWARE; COMPLEXITY ISSUES; HARDWARE DESIGN; HOT SPOT; NETWORK CONDITION; OBLIVIOUS ROUTING; ON CHIPS; PERFORMANCE GAIN; PERFORMANCE PROBLEMS; RE-ROUTING; ROUTING PATH; TRAFFIC DEMANDS;

NETWORK PERFORMANCE; PARALLEL ARCHITECTURES; RHENIUM COMPOUNDS; SYSTEMS ENGINEERING; TELECOMMUNICATION NETWORKS;

BANDWIDTH;

EID: 70449652982     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2009.41     Document Type: Conference Paper

References (32)

1. L. M. Ni and P. K. McKinley, "A Survey of Wormhole Routing Techniques in Direct Networks," Computer, vol. 26, no. 2, pp. 62-76, 1993.
2. W. J. Dally and C. L. Seitz, "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks," IEEE Trans. Computers, vol. 36, no. 5, pp. 547-553, 1987.
3. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2003.
4. L.-S. Peh and W. J. Dally, "A Delay Model and Speculative Architecture for Pipelined Routers," in Proc. International Symposium on High-Performance Computer Architecture (HPCA), Jan. 2001, pp. 255-266.
5. R. D. Mullins, A. F. West, and S. W. Moore, "Low-latency virtualchannel routers for on-chip networks," in Proc. of the 31st Annual Intl. Symp. on Computer Architecture (ISCA), 2004, pp. 188-197.
6. Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, "A 5-GHz Mesh Interconnect for a Teraflops Processor," IEEE Micro, vol. 27, no. 5, pp. 51-61, Sept/Oct 2007.
7. M. Katevenis, G. Passas, D. Simos, I. Papaefstathiou, and N. Chrysos, "Variable packet size buffered crossbar (CICQ) switches," in 2004 IEEE International Conference on Communications, vol. 2, Jun. 2004, pp. 1090-1096.
8. P. Gratz, B. Grot, and S. W. Keckler, "Regional Congestion Awareness for Load Balance in Networks-on-Chip," in In Proc. of the 14th Int. Symp. on High-Performance Computer Architecture (HPCA), Feb. 2008, pp. 203-214.
9. th IEEE Symposium on High Performance Chips (Hot-Chips 2002), August 2002.
10. C. J. Glass and L. M. Ni, "The turn model for adaptive routing," J. ACM, vol. 41, no. 5, pp. 874-902, 1994.
11. T. Nesson and S. L. Johnsson, "ROMM routing on mesh and torus networks," in Proc. 7th Annual ACM Symposium on Parallel Algorithms and Architectures SPAA'95, 1995, pp. 275-287.
12. L. G. Valiant and G. J. Brebner, "Universal schemes for parallel communication," in STOC '81: Proceedings of the thirteenth annual ACM symposium on Theory of computing, 1981, pp. 263-277.
13. D. Seo, A. Ali, W.-T. Lim, N. Rafique, and M. Thottethodi, "Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks," in Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA 2005), 2005, pp. 432-443.
14. R. Gindin, I. Cidon, and I. Keidar, "NoC-Based FPGA: Architecture and Routing," in First International Symposium on Networks-on-Chips (NOCS 2007), 2007, pp. 253-264.
15. G.-M. Chiu, "The Odd-Even Turn Model for Adaptive Routing," IEEE Trans. Parallel Distrib. Syst., vol. 11, no. 7, pp. 729-738, 2000.
16. W.-C. Feng and K. G. Shin, "Impact of Selection Functions on Routing Algorithm Performance in Multicomputer Networks," in In Proc. of the Int. Conf. on Supercomputing, 1997, pp. 132-139.
17. H. Badr and S. Podar, "An Optimal Shortest-Path Routing Policy for Network Computers with Regular Mesh-Connected Topologies," IEEE Transactions on Computers, vol. 38, no. 10, pp. 1362-1371, 1989.
18. W. J. Dally and H. Aoki, "Deadlock-free adaptive routing in multicomputer networks using virtual channels," IEEE Transactions on Parallel and Distributed Systems, vol. 04, no. 4, pp. 466-475, 1993.
19. J. Hu and R. Marculescu, "DyAD: Smart Routing for Networks on Chip," in Design Automation Conference, Jun. 2004.
20. H. J. Kim, D. Park, T. Theocharides, C. Das, and V. Narayanan, "A Low Latency Router Supporting Adaptivity for On-Chip Interconnects," in Proceedings of Design Automation Conference, June 2005, pp. 559-564.
21. A. Singh, W. J. Dally, A. K. Gupta, and B. Towles, "GOAL: a loadbalanced adaptive routing algorithm for torus networks," SIGARCH Comput. Archit. News, vol. 31, no. 2, pp. 194-205, 2003.
22. A. Singh, W. J. Dally, B. Towles, and A. K. Gupta, "Globally Adaptive Load-Balanced Routing on Tori," IEEE Comput. Archit. Lett., vol. 3, no. 1, 2004.
23. W. Dally, "Virtual-Channel Flow Control," IEEE Transactions on Parallel and Distributed Systems, vol. 03, no. 2, pp. 194-205, 1992.
24. T. Bjerregaard and J. Sparsø, "Virtual channel designs for guaranteeing bandwidth in asynchronous network-on-chip," in Proceedings of the IEEE Norchip Conference (NORCHIP 2004). IEEE, 2004.
25. N. K. Kavaldjiev, G. J. M. Smit, and P. G. Jansen, "A virtual channel router for on-chip networks, " in IEEE Int. SOC Conf., Santa Clara, California. IEEE Computer Society Press, Sep. 2004, pp. 289-293. [Online]. Available: http://eprints.eemcs.utwente.nl/775/
26. C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, "ViChaR: A dynamic virtual channel regulator for network-on-chip routers, " in Proc. of the 39th Annual Intl. Symp. on Microarchitecture (MICRO), 2006.
27. J. D. Allen, P. T. Gaughan, D. E. Schimmel, and S. Yalamanchili, "Ariadne-an adaptive router for fault-tolerant multicomputers," SIGARCH Comput. Archit. News, vol. 22, no. 2, 1994.
28. J. Carbonaro and S. Verhoorn, "Cavallino: The Teraflops Router and NIC," in Proceedings of the Fourth Symp. High-Performance Interconnects (Hot Interconnects 4), August 1996.
29. W. J. Dally and P. Song, "Design of a self-timed VLSI multicomputer communication controller," in Proceedings of International Conference on Computer Design (ICCD-87), 1987, pp. 230-234.
30. P. R. Nuth and W. J. Dally, "The J-machine Network," in Proceedings of the IEEE Conference on Computer Design: VLSI in Computers and Processors, 1992, pp. 420-423.
31. rd ACM/IEEE International Symposium on Networks-on-Chip, May 2009.
32. M. H. Cho, M. Lis, K. S. Shim, M. Kinsy, T. Wen, and S. Devadas, "Oblivious Routing in On-Chip Bandwidth-Adaptive Networks," Massachusetts Institute of Technology, Tech. Rep. CSAIL-TR-2009-011 (http://hdl.handle.net/1721.1/44958), Mar. 2009.