Adaptive fault-tolerant DVFS with dynamic online AVF prediction

Microelectronics Reliability

Volumn 52, Issue 6, 2012, Pages 1197-1208

  Firouzi, Farshad ^a   Azarpeyvand, Ali ^a   Salehi, Mostafa E ^a   Fakhraie, Sied Mehdi ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE DYNAMICS; DYNAMIC VOLTAGE AND FREQUENCY SCALING; ELECTRONIC SYSTEMS; EMBEDDED PROCESSORS; FAULT RATES; FAULT-TOLERANT; FEATURE SIZES; MULTIPLE CLOCK DOMAINS; MULTIPROCESSOR-SYSTEM; NANO-DEVICES; NANOMETER LEVEL; OPERATING FREQUENCY; PIPELINE ARCHITECTURE; POWER SAVINGS; PREDICTION METHODOLOGY; RADIATION-INDUCED; RANDOM VARIATION; RELIABILITY LEVEL; SILICON TECHNOLOGIES; SUPPLY VOLTAGES; SYSTEM BEHAVIORS; SYSTEM RELIABILITY; TRANSIENT FAULTS; VOLTAGE-SCALING;

COMPUTER ARCHITECTURE; DESIGN; ENERGY UTILIZATION; MICROPROCESSOR CHIPS; NETWORK ARCHITECTURE; POWER QUALITY; RADIATION EFFECTS; SOFTWARE RELIABILITY;

REDUNDANCY;

EID: 84861529968     PISSN: 00262714     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.microrel.2012.01.005     Document Type: Article

References (30)

1. Mukherjee S, Weaver C, et al. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In: Proceedings of the IEEE/ACM international symposium on microarchitecture; 2003. p. 29.
2. Walcott KR, Humphreys G, Gurumurthi S. Dynamic prediction of architectural vulnerability from microarchitectural state. In: Proceedings of the 34th, annual international symposium on computer architecture; 2007. p. 516-27.
3. Li X, Adve SV, Bose P, Rivers JA. Online estimation of architectural vulnerability factor for soft errors. In: Proceedings of the international symposium on computer, architecture; 2008. p. 341-52.
4. G.P. Saggese, and N.J. Wang An experimental study of soft errors in microprocessors IEEE Micro 2005 30 39
5. Wang N, Rafacz T, et al. Characterizing the effects of transient faults on a modern high-performance processor pipeline. In: Proc of the international conference on dependable systems and networks; 2004. p. 264-9.
6. Wang N, et al. Examining ACE analysis reliability estimates using fault injection. In: Proceedings of the international symposium on computer, architecture; 2007.
7. Mukherjee SS, Emer J, Reinhardt SK. The soft error problem: an architectural perspective. In: Proceedings of international symposium high-performance computer architecture (HPCA 05). IEEE CS Press; 2005. p. 243-7.
8. Soundararajan N, Parashar A, Sivasubramaniam A. Mechanisms for bounding vulnerabilities of processor structures. In: Proceedings of the international symposium on computer, architecture; 2007.
9. Fu X, Poe J, Li T, Fortes J. Characterizing microarchitecture soft error vulnerability phase behavior. In: Proceedings of the international symposium on modeling, analysis, and simulation of computer and telecommunication systems (MASCOTS); September 2006.
10. Duan L, Li B, Peng L. Versatile prediction and fast estimation of architectural vulnerability factor from processor performance metrics. In: Proceedings of the international symposium high-performance computer architecture (HPCA 09). IEEE CS Press; 2009. p. 129-40.
11. Biswas A, Soundararajan N, Mukherjee SS, Gurumurthi S. Quantized AVF: a means of capturing vulnerability variations over small windows of time. In: Proceedings of IEEE workshop on silicon errors in logic - system effects (SELSE); 2009.
12. J.F. Ziegler Terrestrial cosmic ray intensities IBM J Res Dev 42 1 1998 117 139
13. Zhu D, Melhem R, Mosse D. The effects of energy management on reliability in real-time embedded systems. In: Proceedings of international conference on, computer aided design; 2004. p. 35-40.
14. Fu X, Li T, Fortes J. Sim-SODA: a unified framework for architectural level software reliability analysis. In: Workshop on modeling, benchmarking and simulation; 2006.
15. Desikan R, Burger D, Keckler SW, Austin T. Sim-alpha: a validated, execution-driven alpha 21264 simulator, technical report, TR-01-23. Dept of Computer Sciences, University of Texas at Austin; 2001.
16. SPEC CPU2000. < http://www.spec.org/cpu2000/ >.
17. Isci C, Contreras G, Martonosi M. Live, runtime phase monitoring and prediction on real systems with application to dynamic power management. In: Proceedings of, MICRO; 2006. p. 359-70.
18. T. Nguyen, Yoad Yagil, Norbert Seifert, and Mike Reitsma Chip level soft error estimation method IEEE Trans Dev Mater Reliab 5 3 2005 365 380
19. Sridharan V, Kaeli DR. Using hardware vulnerability factors to enhance AVF analysis. In: Proceedings of international symposium on computer, architecture; 2010.
20. P. Hazucha, C. Svensson, and S.A. Wender Cosmic-ray soft error rate characterization of a standard 0.6-m CMOS process IEEE J Solid-State Circuits 35 10 2000 1422 1429
21. J.L. Leray Effects of atmospheric neutrons on devices, at sea level and in avionics embedded systems Microelectron Reliab 47 5 2007 1827 1835
22. F. Firouzi, M.E. Salehi, F. Wang, and S.M. Fakhraie An accurate model for soft error rate estimation considering dynamic voltage and frequency scaling effects Microelectron Reliab 51 2 2010 460 467
23. Firouzi F, Salehi ME, Wang F, Fakhraie SM, Safari S. Reliability-aware dynamic voltage and frequency scaling. In: IEEE computer society annual symposium on VLSI; 2010. p. 304-9.
24. Dabiri F, et al. Reliability-aware optimization for DVS-enabled real-time embedded systems. In: Proceedings of ISQED; 2008. p. 780-3.
25. Najibi M, Salehi ME, AfzaliKusha A, Pedram M, Fakhraie SM, Pedram H. Dynamic voltage and frequency management based on variable update intervals for frequency setting. In: Proceedings of international conference, computer aided design; 2006. p. 755-60.
26. Salehi ME, Samadi M, Najibi M, Afzali-Kusha A, Pedram M, Fakhraie SM. Dynamic voltage and frequency scheduling for embedded processors considering power/performance tradeoffs. Very large scale integration (VLSI) systems, IEEE transactions on no. 99; 2010. p. 1-5.
27. S. Yang, W. Wang, T. Lu, W. Wolf, N. Vijaykrishnan, and Y. Xie Case study of reliability-iaware and low-power design IEEE Trans Very Large Scale Integr (VLSI) syst 16 7 2008 861 873
28. Ramaswamy R, Wolf T. PacketBench: a tool for workload characterization of network processing. In: Proceedings of IEEE 6th an-nual workshop on workload characterization (WWC-6); 2003. p. 42-50.
29. NetBSD Project. NetBSD release 1.3.1. < http://www.netbsd.org/ >.
30. Intel Corp. Intel IXP1200 Network Processor; 2000. < http://www.intel.com/design/network/products/npfamily/ixp1200.htm >.