-
1
-
-
2142815785
-
Trading off transient fault tolerance and power consumption in deep submicron (dsm) vlsi circuits
-
W. Burleson A. Maheshwari and R. Tessier. Trading off transient fault tolerance and power consumption in deep submicron (dsm) vlsi circuits. IEEE Trans. VLSI Systems, 12(3):299-311, 2004.
-
(2004)
IEEE Trans. VLSI Systems
, vol.12
, Issue.3
, pp. 299-311
-
-
Burleson, W.1
Maheshwari, A.2
Tessier, R.3
-
2
-
-
34548133502
-
Reducing the energy consumption in fault-tolerant distributed embedded systems with time-constraint
-
Washington, DC, USA, IEEE Computer Society
-
Yuan Cai, Sudhakar M. Reddy, and Bashir M. Al-Hashimi. Reducing the energy consumption in fault-tolerant distributed embedded systems with time-constraint. In Proceedings of the ISQED '07, pages 368-373, Washington, DC, USA, 2007. IEEE Computer Society.
-
(2007)
Proceedings of the ISQED '07
, pp. 368-373
-
-
Cai, Y.1
Reddy, S.M.2
Al-Hashimi, B.M.3
-
3
-
-
33745485468
-
On transistor level gate sizing for increased robustness to transient faults
-
IEEE Computer Society
-
J. M. Cazeaux, D. Rossi, M. Omana, C. Metra, and A. Chatterjee. On transistor level gate sizing for increased robustness to transient faults. In IOLTS '05: Proceedings of the 11th IEEE International On-Line Testing Symposium, pages 23-28. IEEE Computer Society, 2005.
-
(2005)
IOLTS '05: Proceedings of the 11th IEEE International On-Line Testing Symposium
, pp. 23-28
-
-
Cazeaux, J.M.1
Rossi, D.2
Omana, M.3
Metra, C.4
Chatterjee, A.5
-
4
-
-
0038721289
-
Basic mechanisms and modeling of single-event upset in digital microelectronicss
-
Paul E. Dodd and Lloyd W. Massengill. Basic mechanisms and modeling of single-event upset in digital microelectronicss. IEEE Trans. on Nuclear Science, 50(3):583-602, 2003.
-
(2003)
IEEE Trans. on Nuclear Science
, vol.50
, Issue.3
, pp. 583-602
-
-
Dodd, P.E.1
Massengill, L.W.2
-
5
-
-
33746646038
-
Combined time and information redundancy for seu-tolerance in energy-efficient real-time systems
-
Alireza Ejlali, Bashir M. Al-Hashimi, Marcus T. Schmitz, Paul Rosinger, and Seyed Ghassem Miremadi. Combined time and information redundancy for seu-tolerance in energy-efficient real-time systems. IEEE Trans. Very Large Scale Integr. Syst., 14(4):323-335, 2006.
-
(2006)
IEEE Trans. Very Large Scale Integr. Syst
, vol.14
, Issue.4
, pp. 323-335
-
-
Ejlali, A.1
Al-Hashimi, B.M.2
Schmitz, M.T.3
Rosinger, P.4
Ghassem Miremadi, S.5
-
6
-
-
2342570877
-
Sizing consideration for leakage control transistor
-
Washington, DC, USA, IEEE Computer Society
-
F. Farbiz, M. Farazian, M. Emadi, and K. Sadeghi. Sizing consideration for leakage control transistor. In VLSID '04: Proceedings of the 17th International Conference on VLSI Design, page 639, Washington, DC, USA, 2004. IEEE Computer Society.
-
(2004)
VLSID '04: Proceedings of the 17th International Conference on VLSI Design
, pp. 639
-
-
Farbiz, F.1
Farazian, M.2
Emadi, M.3
Sadeghi, K.4
-
7
-
-
11144309034
-
An efficient voltage scaling algorithm for complex socs with few number of voltage modes
-
ACM Press
-
Bita Gorjiara, Nader Bagherzadeh, and Pai Chou. An efficient voltage scaling algorithm for complex socs with few number of voltage modes. In Proceedings of the ISLPED '04, pages 381-386. ACM Press, 2004.
-
(2004)
Proceedings of the ISLPED '04
, pp. 381-386
-
-
Gorjiara, B.1
Bagherzadeh, N.2
Chou, P.3
-
8
-
-
0034297471
-
-
C.; Wender S.A Hazucha, P.; Svensson. Cosmic-ray soft error rate characterization of a standard 0.6-m cmos process. In IEEE Journal of Solid-State Circuits, pages 1422-1429, Washington, DC, USA, 2000.
-
C.; Wender S.A Hazucha, P.; Svensson. Cosmic-ray soft error rate characterization of a standard 0.6-m cmos process. In IEEE Journal of Solid-State Circuits, pages 1422-1429, Washington, DC, USA, 2000.
-
-
-
-
9
-
-
0036917242
-
Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads
-
ACM
-
Steven M. Martin, Krisztian Flautner, Trevor Mudge, and David Blaauw. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In Proceedings of ICCAD '02, pages 721-725. ACM, 2002.
-
(2002)
Proceedings of ICCAD '02
, pp. 721-725
-
-
Martin, S.M.1
Flautner, K.2
Mudge, T.3
Blaauw, D.4
-
11
-
-
0034450511
-
Impact of cmos technology scaling on the atmospheric neutron soft error rate
-
P.Hazucha and C.Svensso. Impact of cmos technology scaling on the atmospheric neutron soft error rate. IEEE Trans. Nuclear Science, 47(6):2586-2594, 2000.
-
(2000)
IEEE Trans. Nuclear Science
, vol.47
, Issue.6
, pp. 2586-2594
-
-
Hazucha, P.1
Svensso, C.2
-
13
-
-
0036931372
-
Modeling the effect of technology trends on the soft error rate of combinational logic
-
IEEE Computer Society
-
P. Shivakumar, M. Kistler, D. Burger S. W. Keckler, and L. Alvisi. Modeling the effect of technology trends on the soft error rate of combinational logic. In DSN '02: Proceedings of the 2002 Int. Conf. on Dependable Systems and Networks, pages 389-398. IEEE Computer Society, 2002.
-
(2002)
DSN '02: Proceedings of the 2002 Int. Conf. on Dependable Systems and Networks
, pp. 389-398
-
-
Shivakumar, P.1
Kistler, M.2
Burger, D.3
Keckler, S.W.4
Alvisi, L.5
-
15
-
-
0036056702
-
Task scheduling and voltage selection for energy minimization
-
Yumin Zhang, Xiaobo Hu, and Danny Z. Chen. Task scheduling and voltage selection for energy minimization. In DAC, pages 183-188, 2002.
-
(2002)
DAC
, pp. 183-188
-
-
Zhang, Y.1
Hu, X.2
Chen, D.Z.3
-
16
-
-
16244394835
-
The effects of energy management on reliability in real-time embedded systems
-
IEEE Computer Society
-
Dakai Zhu, R. Melhem, and D. Mosse. The effects of energy management on reliability in real-time embedded systems. In Proceedings of ICCAD '04, pages 35-40. IEEE Computer Society, 2004.
-
(2004)
Proceedings of ICCAD '04
, pp. 35-40
-
-
Zhu, D.1
Melhem, R.2
Mosse, D.3
|