Post-CMOS hybrid spin-charge nanofabrics

Proceedings of the IEEE Conference on Nanotechnology

Volumn , Issue , 2011, Pages 1399-1402

  Shabadi, Prasad ^a   Moritz, Csaba Andras ^a  

^a University of Massachusetts   (United States)

Author keywords

Hybrid Logic; Magnonic Logic; Parallel Counters; Spin Wave Functions

Indexed keywords

CRITICAL PATHS; DELAY REDUCTION; HIGH FAN-IN; HYBRID LOGIC; INTERCONNECT STACKS; MAGNONIC LOGIC; MULTI-VALUE; NANOFABRICS; NON EQUILIBRIUM; PARALLEL COUNTERS; PERFORMANCE DEGRADATION; PHYSICAL PHENOMENA; POST-CMOS; SPIN DOMAINS; SWITCHING TIME; THERMAL RELAXATION;

COMMUNICATION; COUNTING CIRCUITS; NANOTECHNOLOGY;

SPIN WAVES;

EID: 84858957248     PISSN: 19449399     EISSN: 19449380     Source Type: Conference Proceeding    
DOI: 10.1109/NANO.2011.6144452     Document Type: Conference Paper

References (20)

1. S. Datta and B. Das, "Electronic analog of the electro-optic modulator," Appl. Phys. Lett., vol. 56, pp. 655-667, 1990.
2. C. Moritz, T. Wang, P. Narayanan, M. Leuchtenburg, Y. Guo, C. Dezan, and M. Bennaser, "Fault-Tolerant Nanoscale Processors on Semiconductor Nanowire Grids," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 54, pp. 2422-2437, 2007.
3. T. Wang, P. Narayanan, and C. A. Moritz, "Heterogeneous 2-level Logic and its Density and Fault Tolerance Implications in Nanoscale Fabrics," IEEE Trans. on Nanotechnology, vol. 8, no. 1, pp. 22-30, 2009.
4. Z.F. Wang, H. Zheng, Q.W. Shi, J. Chen, "Emerging nanocircuit paradigm: Graphene-based electronics for nanoscale computing," IEEE/ACM Symposium on Nanoscale Architectures, 2007.
5. P. L. McEuen, et al., "Single-Walled Carbon Nanotube Electronics," IEEE Trans. Nanotechnology, vol. 1, no. 1, pp.78-85, 2002.
6. A. Imre, G. Csaba, L. Ji, A. Orlov, G. Bernstein, and W. Porod, "Majority logic gate for Magnetic Quantum-Dot Cellular Automata," Science, vol. 311, No. 5758, pp. 205-208, 2006.
7. A. Khitun, M. Bao, and K. L. Wang, "Spin Wave Magnetic NanoFabric: A New Approach to Spin-based Logic Circuitry," IEEE Trans. on Magnetics, vol. 44, pp. 2141-53, 2008.
8. A. Khitun, D. E. Nikonov, M. Bao, K. Galatsis, and K. L. Wang, "Efficiency of spin-wave bus for information transmission," IEEE Trans. Electron Devices, vol. 54, no. 12, pp. 3418-3421, 2007.
9. M. Covington, T. M. Crawford, and G. J. Parker, "Time-resolved measurement of propagating spin waves in ferromagnetic thin films," Physical Review Letters, vol. 89, pp. 237202-1-4, 2002.
10. W. Eerenstein, N. D. Mathur, and J. F. Scott, "Multiferroic and magnetoelectric materials," Nature, vol. 442, pp. 759-65, 2006.
11. P. Shabadi et al., "Towards logic functions as the device," IEEE/ACM NANOARCH, pp. 11-16, 2010.
12. I. Koren, Computer Arithmetic Algorithms, 2nd Edition, A. K. Peters, Natick, MA, 2002.
13. International Technology Roadmap for Semiconductors, 2009 new edition. Available online at http://public.itrs.net/.
14. R. Ho, K.W. Mai, and M.A. Horowitz, "The future of wires," Proceedings of the IEEE, vol. 89, pp. 490-504, 2001.
15. R.H. Havemann and J.A. Hutchby, "High-performance interconnects: an integration overview," Proceedings of the IEEE, vol. 89, pp. 586-601, 2001.
16. S. Borkar, "Design challenges of technology scaling," Micro, Proceedings of the IEEE, vol. 19, pp. 23-29, 1999.
17. Nir Magen, Avinoam Kolodny, Uri Weiser, Nachum Shamir, "Interconnect-power dissipation in a microprocessor," Proceedings of the 2004 international workshop on System level interconnect prediction, 2004.
18. S. Rakheja, A. Naeemi, and J. D. Meindl, "Physical limitations on delay and energy dissipation of interconnects for post-CMOS devices," IEEE IITC, pp. 1-3, 2010.
19. M. Sellier et al., "Predictive Delay Evaluation on Emerging CMOS Technologies: A Simulation Framework," IEEE ISQED, pp. 492-497, 2008.
20. L. Dadda, "On Parallel Digital Multipliers," Alta Frequenza, 45(1976), 574-580.