Towards logic functions as the device

Proceedings of the 2010 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2010

Volumn , Issue , 2010, Pages 11-16

  Shabadi, Prasad ^a   Khitun, Alexander ^b   Narayanan, Pritish ^a   Bao, Mingqiang ^b   Koren, Israel ^a   Wang, Kang L ^b   Moritz, C Andras ^a  

^a UNIVERSITY OF MASSACHUSETTS   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

High functionality devices; Nanoscale fabrics; Spin wave functions; State variables

Indexed keywords

COUNTER CIRCUITS; ELEMENTARY EXCITATIONS; HIGH FAN-IN; HIGH FUNCTIONALITY DEVICES; INPUT WIDTH; LOGIC FUNCTIONS; LOOK-AHEAD; NANO SCALE; NEW DEVICES; SCALED CMOS; STATE VARIABLES; WAVE INTERACTIONS;

FABRICS; NANOSTRUCTURED MATERIALS; SPIN WAVES; WAVE FUNCTIONS;

MAJORITY LOGIC;

EID: 77955764275     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NANOARCH.2010.5510934     Document Type: Conference Paper

References (16)

1. S. Datta and B. Das, "Electronic analog of the electro-optic modulator," Appl. Phys. Lett., vol. 56. 655-667, 1990.
2. C. Moritz, T. Wang, P. Narayanan, M. Leuchtenburg, Y. Guo, C. Dezan, and M. Bennaser, "Fault-Tolerant Nanoscale Processors on Semiconductor Nanowire Grids," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 54, 2007, pp. 2422-2437.
3. Z.F. Wang, H. Zheng, Q.W. Shi, J. Chen, "Emerging nanocircuit paradigm: Graphene-based electronics for nanoscale computing," IEEE/ACM Symposium on Nanoscale Architectures 2007, 2007.
4. P. L. McEuen, et al., "Single-Walled Carbon Nanotube Electronics," IEEE Trans. Nanotechnology, vol. 1, no. 1, pp.78-85, 2002.
5. T. Wang, P. Narayanan, and C. A. Moritz, "Heterogeneous 2-level Logic and its Density and Fault Tolerance Implications in Nanoscale Fabrics," IEEE Trans. on Nanotechnology, vol. 8, no. 1, pp. 22-30, January 2009.
6. D. B. Strukov and K. K. Likharev, "Reconfigurable Hybrid CMOS Devices for Image Processing", IEEE Transactions on Nanotechnology, vol 6, pp. 696-710, November.
7. G. S. Snider and R. S. Williams, "Nano/CMOS architectures using a field-programmable nanowire interconnect", Nanotechnology, vol. 18, pp. 1-11, 2007.
8. K. Galatsis et at.,"Alternate State Variables for Emerging Nanoelectronic Devices," IEEE transactions on Nanotechnology, vol. 8, pp. 66-75, 2009.
9. T. Schneider, A. A. Serga, B. Leven, B. Hillebrands, R. L. Stamps, and M. P. Kostylev, "Realization of spin-wave logic gates," Appl. Phys. Lett., vol. 92, pp. 022505-3, 2008.
10. A. Khitun, M. Bao, and K. L. Wang, "Spin Wave Magnetic NanoFabric: A New Approach to Spin-based Logic Circuitry," IEEE Transactions on Magnetics, vol. 44, pp. 2141-53, 2008.
11. H. Ozdemir, A. Kepkep, Y. Leblebici, U.Cilingiroglu, "A Capacitive Threshold-Logic Gate," IEEE Journal of Solid-state Circuits,vol. 31, no. 8, August 1996.
12. P. Tougaw and C. Lent, "Logical devices implemented using quantum cellular automata," J. Appl. Phys., vol. 75, pp. 1818-1825, 1994.
13. A. Imre, G. Csaba, L. Ji, A. Orlov, G. Bernstein, and W. Porod, "Majority logic gate for magnetic quantum-dot cellular automata," Science, vol. 311,no. 5758, pp. 205-208, 2006.
14. International Technology Roadmap for Semiconductors, 2009 new edition. Available online at http://public.itrs.net/.
15. S. Veeramachaneni, L. Avinash, M. K. Krishna, M.B. Srinivas, "Novel architectures for efficient (m, n) parallel counters," Proceedings of the 17th ACM Great Lakes symposium on VLSI, 2007.
16. I. Koren, Computer Arithmetic Algorithms, 2nd Edition, A. K. Peters, Natick, MA, 2002.