|
Volumn 92, Issue , 2012, Pages 115-118
|
Effects of Cu surface roughness on TDDB for direct polishing ultra-low k dielectric Cu interconnects at 40 nm technology node and beyond
|
Author keywords
Cu surface roughness on TDDB influence by CMP
|
Indexed keywords
BACK END OF LINES;
CU SURFACES;
CU-INTERCONNECTS;
GAP CONDITIONS;
METAL CAPPING LAYERS;
METAL LINE;
MICROSCRATCHES;
RELIABILITY PERFORMANCE;
TECHNOLOGY NODES;
TEST STRUCTURE;
TIME-DEPENDENT DIELECTRIC BREAKDOWN;
ULTRA-LOW-K DIELECTRICS;
CHEMICAL MECHANICAL POLISHING;
CLEANING;
DIELECTRIC MATERIALS;
NANOTECHNOLOGY;
POLISHING;
SURFACE ROUGHNESS;
|
EID: 84858297174
PISSN: 01679317
EISSN: None
Source Type: Journal
DOI: 10.1016/j.mee.2011.04.057 Document Type: Conference Paper |
Times cited : (9)
|
References (14)
|