Enhancing the security of time-division-multiplexing networks-on-chip through the use of multipath routing

ACM International Conference Proceeding Series

Volumn , Issue , 2011, Pages 57-62

  Stefan, Radu ^a   Goossens, Kees ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP-LEVEL; DIGITAL RIGHTS MANAGEMENT; DISJOINT PATHS; ELECTRONIC SECURITY; EMBEDDED DOMAINS; FLOW OF DATA; LOW COSTS; MULTI PATH ROUTING; NETWORKS ON CHIPS; ON CHIP COMMUNICATION; ON CHIPS; SCALABLE SOLUTION;

COPYRIGHTS; MICROPROCESSOR CHIPS; SMART CARDS;

NETWORK ARCHITECTURE;

EID: 84855301049     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2076501.2076513     Document Type: Conference Paper

References (20)

1. R. J. Anderson and M. G. Kuhn. Low cost attacks on tamper resistant devices. In IWSP, 1998.
2. H. Bar-El, H. Choukri, D. Naccache, M. Tunstall, and C. Whelan. The sorcerer's apprentice guide to fault attacks. Proceedings of the IEEE, 94(2), 2006.
3. L. Benini and G. De Micheli. Networks on chips: a new SoC paradigm. Computer, 35(1), Jan 2002.
4. L. Benini, A. Galati, A. Macii, E. Macii, and M. Poncino. Energy-efficient data scrambling on memory-processor interfaces. In ISLPED, 2003.
5. J. Coburn, S. Ravi, A. Raghunathan, and S. Chakradhar. SECA: security-enhanced communication architecture. In CASES, 2005.
6. W. J. Dally and B. Towles. Route packets, not wires: On-chip inteconnection networks. In DAC, 2001.
7. J.-P. Diguet, S. Evain, R. Vaslin, G. Gogniat, and E. Juin. NoC-centric security of reconfigurable SoC. In NOCS, 2007.
8. E. W. Dijkstra. A note on two problems in connexion with graphs. Numerische Mathematik, 1, 1959.
9. L. Fiorin, G. Palermo, and C. Silvano. A security monitoring service for NoCs. In CODES+ISSS, 2008.
10. C. H. Gebotys and Y. Zhang. Security wrappers and power analysis for SoC technologies. In CODES+ISSS, 2003.
11. K. Goossens, J. Dielissen, and A. Radulescu. Æthereal network on chip: Concepts, architectures, and implementations. IEEE Design & Test of Computers, 22(5), 2005.
12. P. Kocher, R. Lee, G. McGraw, and A. Raghunathan. Security as a new dimension in embedded system design. In DAC, 2004. Moderator-Ravi, Srivaths.
13. O. Kömmerling and M. G. Kuhn. Design principles for tamper-resistant smartcard processors. In WOST, 1999.
14. S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli. A methodology for mapping multiple use-cases onto networks on chips. In DATE, 2006.
15. S. Murali et al. A Method for Routing Packets Across Multiple Paths in NoCs with In-Order Delivery and Fault-Tolerance Guarantees. J. VLSI-Design, 2007.
16. J.-J. Quisquater and D. Samyde. Electromagnetic analysis (EMA): Measures and counter-measures for smart cards. In E-SMART, 2001.
17. J. A. Roy, F. Koushanfar, and I. L. Markov. Protecting bus-based hardware IP by secret sharing. In DAC, 2008.
18. R. Stefan and K. Goossens. A TDM slot allocation flow based on multipath routing in NoCs. MICPRO, January 2010.
19. K. Tiri. Side-channel attack pitfalls. In DAC, 2007.
20. P. Tuyls and J. Walker. Conquering copycats: Attacks fail against hardware intrinsic security. White paper, August 2009.