The sorcerer's apprentice guide to fault attacks

Proceedings of the IEEE

Volumn 94, Issue 2, 2006, Pages 370-382

  Bar El, Hagai ^a   Choukri, Hamid ^a,b   Naccache, David ^a,c   Tunstall, Michael ^a,c   Whelan, Claire ^a,d  

^a Discretix Technologies Ltd   (Israel)

^b UNIVERSITÉ BORDEAUX 1   (France)

^c UNIVERSITY OF LONDON   (United Kingdom)

^d DUBLIN CITY UNIVERSITY   (Ireland)

Author keywords

Fault attacks; Glitch attacks; Side channel attacks; Smart cards

Indexed keywords

AEROSPACE INDUSTRY; AIRBORNE TELESCOPES; CHARGED PARTICLES; ELECTRONIC SCALES; MICROPROCESSOR CHIPS; RADIOACTIVE ELEMENTS; SEMICONDUCTOR MATERIALS;

AIRBORNE ELECTRONIC SYSTEMS; FAULT ATTACKS; GLITCH ATTACKS; SIDE-CHANNEL ATTACKS;

SMART CARDS;

EID: 31344443130     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2005.862424     Document Type: Conference Paper

References (36)

1. T. May and M. Woods, "A new physical mechanism for soft errors in dynamic memories," in Proc, 16th Int. Reliability Physics Symp. Apr. 1978.
2. J. Ziegler, "Effect of cosmic rays on computer memories," Science, vol. 206, pp. 776-788, 1979.
3. D. H. Habing, "The use of lasers to simulate radiation-induced transients in semiconductor devices and circuits," IEEE Trans. Nucl. Sci., vol. 39, pp. 1647-1653, 1992.
4. D. Boneh, R. DeMillo, and R. Lipton, "On the importance of checking cryptographic protocols for faults," J. Cryptol. vol. 14, no. 2, pp. 101-119, 2001.
5. R. Anderson and S. Skoroboatov, "Optical fault induction attacks," in Cryptographic Hardware and Embedded Systems (CHES 2002). Heidelberg, Germany: Springer-Verlag, 2002, vol. 2523, Lecture Notes on Computer Science, pp. 2-12.
6. P. Fouillat, Contribution ä l'étude de l'interaction entre un faisceau laser et un milieu semiconducteur Applications à l'étude du Latchup et à 1'analyze d'états logiques dans les circuits intégrés en technologie CMOS, Thése de doctorat de l'université Bordeaux 1, 1990.
7. V. Pouget, "Simulation expérimentale par impulsions laser ultracourtes des effets des radiations ionisantes sur les circuits intégrés," Thèse de doctorat de l'Université de Bordeaux I, Bordeaux, France, 2000.
8. T. J. O'Gorman, "The effect of cosmic rays on soft error rate of a DRAM at ground level," IEEE Trans. Electron Devices, vol. 41, no. 4, pp. 553-557, Apr. 1994.
9. J. C. Pickel and J. T. Blandford, Jr., "Cosmic ray induced errors in MOS memory circuits," IEEE Trans. Nucl. Sci., vol. NS-25, pp. 1166-1171, 1978.
10. R. Koga, M. D. Looper, S. D. Pinkerton, W. J. Stapor, and P. T. McDonald, "Low dose rate proton irradiation of quartz crystal resonators," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 3174-3181, Dec. 1996.
11. S. Kuboyama, S. Matsuda, T. Kanno, and T. Ishii, "Mechanism for single-event burnout of power MOSFETs and its characterization technique," IEEE Trans. Nucl. Sci., vol. 39, no. 6, pp. 1698-1703, Dec. 1992.
12. E. G. Stassinopoulos, G. J. Brucker, P. Calvel, A. Baiget, C. Peyrotte, and R. Gaillard, "Charge generation by heavy ions in power MOSFETs, burnout space predictions and dynamic SEB sensitivity," IEEE Trans. Nucl. Sci., vol. 39, no. 6, pp. 1704-1711, Dec. 1992.
13. R. Koga and W. A. Kolasinski, "Heavy ion induced snapback in CMOS devices," IEEE Trans. Nucl Sci., vol. 36, no. 6, pp. 2367-2374, Dec. 1989.
14. L. Adams, E. J. Daly, and R. Harboe-Sorensen et al., "A verified proton induced latchup in space," IEEE Trans. Nucl. Sci., vol. 39, no. 6, pp. 1804-1808, Dec. 1992.
15. P. Cazenave, P. Fouillat, X. Montagner, H. Barnaby, R. D. Schrimpf, L. Bonora, J. P. David, A. Touboul, M.-C. Calvet, and P. Calvel, "Total dose effects on gate controlled lateral PNP bipolar junction transistors," IEEE Trans. Nucl Sci., vol. 45, no. 6, pp. 2577-2583, Dec. 1998.
16. B. G. Rax, C. I. Lee, A. H. Johnston, and C. E. Barnes, "Total dose and proton damage in optocouplers," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 3167-3173, Dec. 1996.
17. C. Aumüller, P. Bier, P. Hofreiter, W. Fischer, and J.-P. Seifert, "Fault attacks on RSA with CRT: Concrete results and practical countermeasures",Cryptology ePrint Archive: Rep. 2002/073 [Online]. Available: http://www.iacr.org
18. F. Bao, R. H. Deng, Y. Han, A. Jeng, A. D. Narasimhalu, and T. Ngair, "Breaking public key cryptosystems on tamper resistant devices in the presence of transient faults," in Security Protocols. Heidelberg, Germany: Springer-Verlag, 1997, vol. 1361, Lecture Notes in Computer Science, pp. 115-124.
19. E. Biham and A. Shamir, "Differential fault analysis of secret key cryptosystems," in Advances in Cryptology - CRYPTO '97. Heidelberg, Germany: Springer-Verlag, 1997, vol. 1294, Lecture Notes in Computer Science, pp. 513-525.
20. G. Piret and J. J. Quisquater, "A differential fault attack technique against SPN structure, with application to the AES and KHAZAD," in Cryptographic Hardware and Embedded Systems (CHES 2003). Heidelberg, Germany: Springer-Verlag, 2003, vol. 2779, Lecture Notes in Computer Science, pp. 77-88.
21. C. Giraud, "DFA on AES",Cryptology ePrint Archive: Rep. 2003/008 [Online], Available: http://www.iacr.org
22. P. Dusart, G. Letourneux, and O. Vivolo, "Differential fault analysis on A.E.S.",Cryptology ePrint Archive: Rep. 2003/010 [Online]. Available: http://www.iacr.org
23. R. Anderson and M. Kuhn, "Low cost attacks on tamper resistant devices," in Security Protocols. Heidelberg, Germany: Springer-Verlag, 1997, vol. 1361, Lecture Notes in Computer Science, pp. 125-136.
24. O. Kommerling and M. Kuhn, "Design principles for tamper resistant smartcard processors," in Proc. USENIX Workshop on Smartcard Technology 1999, pp. 9-20.
25. S. Moore, R. Anderson, and M. Kuhn, "Improving smartcard security using self-timed circuit technology," in IEEE Int. Symp. Ansychnronous Circuits and Systems 2002, pp. 120-126.
26. O. Grabbe, "Smartcards and private currencies" [Online]. Available: http://www.aci/net/kalliste/smartcards.htm
27. S. Govindavajhala and A. W. Appel, "Using memory errors to attack a virtual machine," in Proc. 2003 IEEE Symp. Security and Privacy pp. 154-165.
28. J. Losq, "Influence of fault detection and switching mechanisms on reliability of stand-by systems," in Digest 5th Int. Symp Fault-Tolerant Computing 1975, pp. 81-86.
29. L. Anghel and M. Nicolaidis, "Cost reduction and evaluation of a temporary faults detecting technique," in Proc. Design, Automation and Test in Europe (DATE '00) 2000, pp. 591-597.
30. J. H. Patel and L. Y. Fung, "Concurrent error detection in ALUs by recomputing with shifted operands," IEEE Trans. Comput., vol. C-31, pp. 589-595, 1982.
31. F. Lima, E. Costa, L. Carro, M. Lubaszewski, R. Reis, S. Rezgui, and R. Velazco, "Designing and testing a radiation hardened 8051-like micro-controller," presented at the 3rd Military and Aerospace Applications of Programmable Devices and Technologies Int. Conf., Laurel, MD, 2000.
32. M. Pflanz, K. Walther, C. Galke, and H.T. Vierhaus, "On-line detection and correction in storage elements with cross-parity check," in Proc. 8th IEEE Int. On-Line Testing Workshop (IOLTW'02) pp. 69-73.
33. L. Hemme, "A differential fault attack against early rounds of (Triple-)DES," in Cryptographic Hardware and Embedded Systems (CHES 2004). Heidelberg, Germany: Springer-Verlag, 2004, vol. 3156, Lecture Notes in Computer Science, pp. 254-267.
34. M. Joye, A. Lenstra, and J.-J. Quisquater, "Chinese remaindering cryptosystems in the presence of faults," J. Cryptol., vol. 12, no. 4, pp. 241-245, 1999.
35. M. Joye, J.-J. Quisquater, F. Bao, and R. H. Deng, "RSA-type signatures in the presence of transient faults," in Cryptography and Coding, M. Darnell, Ed. Heidelberg, Germany: Springer-Verlag, 1997, vol. 1355, Lecture Notes in Computer Science, pp. 155-160.
36. Duracell, "Durcissement aux Attaques par fautes de Cellules pour circuits sécuritaires," [Online]. Available: http://www.telecom. gouv.fr/rnrt/rnrt/projets/res_02_9.htm