Energy-efficient data scrambling on memory-processor interfaces

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2003-January, Issue , 2003, Pages 26-29

  Benini, L ^a   Galati, A ^b   Macii, A ^b   Macii, E ^b   Poncino, M ^c  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b POLITECNICO DI TORINO   (Italy)

^c UNIVERSITY OF VERONA   (Italy)

Author keywords

Algorithm design and analysis; Cryptography; Data security; Encoding; Energy consumption; Energy efficiency; Hardware; Information security; Protection; Smart cards

Indexed keywords

COMPUTER HARDWARE; CRYPTOGRAPHY; DATA TRANSFER; ENCODING (SYMBOLS); ENERGY UTILIZATION; LOW POWER ELECTRONICS; POWER ELECTRONICS; SECURITY OF DATA; SMART CARDS;

ALGORITHM DESIGN AND ANALYSIS; CRYPTO-PROCESSOR; ENERGY EFFICIENT; INFORMATION PROTECTION; PROCESSOR INTERFACES; PROTECTION; REAL-LIFE APPLICATIONS; SECURITY ATTACKS;

ENERGY EFFICIENCY;

EID: 1542329516     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2003.1231829     Document Type: Conference Paper

References (12)

1. Philips Semiconductors, HiPerSmart Computing Platform, http://www.semiconductors.philips.com/markets/identification/products/hipersmart/
2. P. Kocher, J. Ja, B. Jun, "Differential Power Analysis," CRYPTO '99, Springer-Verlag, pp. 388-397, 1999.
3. N. Vijaykrishnan, M. Kandemir, M. Irwin, "Masking the Energy Behavior of DES Encryption," DATE'03, Munich, Germany, 2003, pp. 84-89.
4. S. Moore, R. Anderson, M. Kuhn, "Improving Smart Card Security using Self-Timed Circuit Technology," IEEE Int. Symposium on Asynchronous Circuits, Manchester , UK, pp. 120-126, 2002.
5. L. Benini, A. Macii, E. Macii, E. Omerbegovic, M. Poncino, F. Pro, "Design of Power Maskable Units for Cryptographic Applications," DAC-40, Anaheim (CA) 2003.
6. P. Kocher, "Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS and Other Systems," CRYPTO96, Springer-Verlag, pp. 104-113, 1996.
7. T. Messerges, E. Dabbish, R. Sloan, "Examining Smart-Card Security under the Thread of Power Analysis Attacks," IEEE Transactions on Computers, Vol. 51, No. 5, pp. 541-552, 2002.
8. T. Lash, A Study of Power Analysis and the Advanced Encryption Standard, George Mason University, MS Scolarly Paper, 2002.
9. S. Chari, C. Jutla, J. Rao, P. Rohatgi, "Towards Sound Approaches to Counteract Power-Analysis Attacks," CRYPTO99, Springer-Verlag, pp. 398-412, 1999.
10. S. Rankl and W. Effing. Smart Card Handbook, John Wiley & Sons, 1999.
11. M. Stan, W. Burleson, "Bus-Invert Coding for Low-Power I/O," IEEE Transactions on VLSI Systems, Vol. 3, No. 1, pp. 49-58, 1995.
12. S. Park, K. Miller, "Random Number Generators: Good Ones Are Hard To Find" Communications of the ACM, Vol. 31, No. 10, pp. 1192-1201, 1988.