Side-channel attack pitfalls

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 15-20

  Tiri, Kris ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Differential power analysis; Encryption; Security IC; Side channel attack

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER CRIME; COMPUTER HARDWARE; COMPUTER SOFTWARE; ELECTRIC POWER UTILIZATION; INTEGRATED CIRCUITS;

DIFFERENTIAL POWER ANALYSIS; SECURITY IC; SIDE CHANNEL ATTACK;

CRYPTOGRAPHY;

EID: 34547251027     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375044     Document Type: Conference Paper

References (40)

1. Cryptographic Key Length Recommendations, http://www.keylength.com/ 〈online〉.
2. P. Kocher "Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, Other Systems" CRYPTO, pp. 104-113, 1996.
3. P. Kocher, J. Jaffe, B. Jun "Differential Power Analysis" CRYPTO, pp. 388-397, 1999.
4. C. H. Gebotys, R. J. Gebotys "Secure Elliptic Curve Implementations: An Analysis of Resistance to Power-Attacks in a DSP Processor" CHES, pp. 114-128, 2002.
5. F.-X. Standaert, L. van Oldeneel tot Oldenzeel, D. Samyde, J.-J. Quisquater "Differential Power Analysis of FPGAs: How Practical is the Attack?" FPL, pp. 701-709, 2003.
6. S. B. Ors, F. Gurkaynak, E. Oswald, B. Preneel "Power-Analysis Attack on an ASIC AES implementation" ITCC, 2004.
7. Y. Tsunoo, T. Saito, T. Suzaki, M. Shigeri, H. Miyauchi "Cryptanalysis of DES Implemented on Computers with Cache" CHES, pp. 62-76, 2003.
8. J.F. Dhem, F. Koeune, P.-A. Leroux, P. Mestré, J.-J. Quisquater, J.-L. Willems "A practical implementation of the timing attack" CARDIS, pp. 167-182, 1998.
9. K. Gandolfi, C. Mourtel, F. Olivier "Electromagnetic Analysis: Concrete Results" CHES, pp. 251-261, 2001.
10. D. Brumley, D. Boneh "Remote timing attacks are practical" USENIX Security Symposium, pp. 1-14, 2003.
11. P. Kocher, R. Lee, G. McGraw, A. Raghunathan, S. Ravi "Security as a New Dimension in Embedded System Design" DAC, pp.735-760, 2004.
12. K. Mayes "Smart Card Platform Fingerprinting" IPAM Workshop IV: Special purpose hardware for cryptography: Attacks, Applications, 2006.
13. C. Percival "Cache missing for fun, profit" BSDCan, http://www.daemonology.net/papers/htt.pdf 〈online〈, 2005.
14. B.W. Lampson "A Note on the Confinement Problem" Communications of the ACM, vol. 16, 1973.
15. O. Sibert, P. A. Porras, R. Lindell "The Intel 80×86 Processor Architecture: Pitfalls for Secure Systems" IEEE Symposium on Security, Privacy, pp. 211, 1995.
16. D. A. Osvik, A. Shamir, E. Tromer "Cache Attacks, Countermeasures: The Case of AES" CT-RSA, 2006.
17. M. Neve, J.-P. Seifert "Advances on Access-driven Cache Attacks on AES" SAC, 2006.
18. E. Brickell, G. Graunke, M. Neve, J.-P. Seifert "Software mitigations to hedge AES against cache-based software side channel vulnerabilities" IACR ePrint, rep. 2006/052, 2006.
19. OpenSSL Project, http://www.openssl.org/ 〈online〉.
20. J.-S. Coron "Resistance against Differential Power Analysis for Elliptic Curve Crypto systems" CHES, pp. 292-302, 1999.
21. K. Tiri, D. Hwang, A. Hodjat, B.-C. Lai, S. Yang, P. Schaumont, I. Verbauwhede "AES-Based Cryptographic, Biometrie Security Coprocessor IC in 0.18-μm CMOS Resistant to Side-Channel Power Analysis Attacks" VLSI SYMPOSIUM, pp. 216-219, 2005.
22. T. Messerges, E. Dabbish, R. Sloan "Examining smart-card security under the threat of power analysis attacks" IEEE TC, Vol. 51, Issue: 5, pp. 541-552, 2002.
23. C. Clavier, J. Coron, N. Dabbous "Differential Power Analysis in the Presence of Hardware Countermeasures" CHES, pp. 252-263, 2000.
24. A. Shamir "Protecting Smart Cards from Passive Power Analysis with Detached Power Supplies" CHES, pp. 71-77, 2000.
25. N. Pramstaller, F. Gürkaynak, S. Häne, H. Kaeslin, N. Felber, W. Fichtner "Towards an AES Crypto-chip Resis-tant to Differential Power Analysis" ESSCIRC, pp. 307-310, 2004.
26. D. Suzuki, M. Saeki, T. Ichikawa "Random Switching Logic: A Countermeasure against DPA based on Transition Probability," IACR ePrint, rep. 2004/346, 2004.
27. T. Popp, S. Mangard "Masked Dual-Rail Pre-charge Logic: DPA Resistance without the Routing Constraints," CHES, pp. 172-186, 2005.
28. K. Tiri, M. Akmal, I. Verbauwhede "A Dynamic, Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards" ESSCIRC, pp. 403-406, 2002.
29. S. Moore, R. Anderson, R. Mullins, G. Taylor "Balanced selfchecking asynchronous logic for smart card applications," J. Microprocess. Microsyst., vol. 27.9, pp. 421-430, 2003.
30. K. Tiri, I. Verbauwhede "A digital design flow for secure integrated circuits" IEEE TCAD, vol. 25.7, pp. 1197-1208, 2006.
31. K. Tiri, I. Verbauwhede, "Simulation Models for SideChannel Information Leaks" DAC, pp. 228-233, 2005.
32. F.-X. Standaert, E. Peeters, C. Archambeau, J.-J. Quisquater "Towards Security Limits in Side-Channel Attacks" CHES, pp. 30-45, 2006.
33. K. Kulikowski, A. Smirnov, A. Taubin "Automated Design of Cryptographic Devices Resistant to Multiple Side-Channel Attacks" CHES, pp. 399-413, 2006.
34. Aigner M., Popp T., Mangard S., Trifiletti A., Renato M., Olivieri M., Scotti G., "Side Channel Analysis Resistant Design Flow", ISCAS, 2006.
35. S. Guilley, Ph. Hoogvorst, Y. Mathieu and R. Pacalet, "The "backend duplication" method", CHES, pp. 383-397, 2005.
36. H. Li, A. Markettos, S. Moore "Security Evaluation Against Electromagnetic Analysis at Design Time" CHES, pp. 280-292, 2005.
37. S. Mangard, K. Schramm "Pinpointing the Side-Channel Leakage of Masked AES Hardware Implementations" CHES, pp. 76-90, 2006.
38. K. J. Kulikowski, M. G. Karpovsky, A. Taubin "Power Attacks on Secure Hardware Based on Early Propagation of Data" IOLTS, pp. 131-138,2006.
39. E. Oswald, S. Mangard, C. Herbst, S. Tillich "Practical Second-Order DPA Attacks for Masked Smart Card Implementations of Block Ciphers" CT-RSA, pp. 192-207, 2006.
40. E. Oswald, S. Mangard "Template Attacks on Masking Resistance Is Futile" CT-RSA, pp. 243-256, 2007.