A security monitoring service for NoCs

Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008

Volumn , Issue , 2008, Pages 197-202

  Fiorint, Leandro ^a   Palermo, Gianluca ^b   Silvano, Cristina ^b  

^a UNIVERSITY OF LUGANO   (Switzerland)

^b POLITECNICO DI MILANO   (Italy)

Author keywords

Embedded systems; Multiprocessor System on Chip (MPSoC); Network on Chip (NoC); Security

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BIOLOGICAL MATERIALS; ELECTRIC NETWORK TOPOLOGY; FAULT TOLERANCE; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; PROGRAMMABLE LOGIC CONTROLLERS; QUALITY ASSURANCE; SECURITY OF DATA;

BASIC BLOCKS; DESIGN STRATEGIES; MONITORING SYSTEMS; MULTIPROCESSOR SYSTEM-ON-CHIP (MPSOC); MULTIPROCESSOR SYSTEMS ON CHIPS; NETWORK-ON-CHIP (NOC); NETWORKS ON CHIPS; RESEARCH COMMUNITIES; SECURITY; SECURITY AND PROTECTIONS; SECURITY MONITORING; SECURITY THREATS; SECURITY VIOLATIONS; SENSITIVE DATUM;

EMBEDDED SYSTEMS;

EID: 63349100140     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1450135.1450180     Document Type: Conference Paper

References (16)

1. Open Core Protocol Specification 2.2.
2. L. Benini and G. De Micheli. Networks on Chips: A New SOC Paradigm. IEEE Computer, 2002.
3. C. Ciordas, T. Basten, R. Radulescu, K. Goossens, and J. Van Meerbergen. An Event-Based Monitoring Service for Networks on Chip. ACM Trans, on Design Automation of Electronic Systems, 10(4):702-723, Oct. 2005.
4. C. Ciordas, K. Goossens, R. Radulescu, and T. Basten. NoC Monitoring: Impact on the Desing Flow. In Proc. of ISGAS '06, pages 1981-1984, May 2006.
5. J. P. Diguet, S. Evain, R. Vaslin, G. Gogniat, and E. Juin. NoC-centric security of reconfigurable soc. In Proc. of NOCS'07, May 7-9 2007.
6. L. Fiorin, G. Palermo, S. Lukovic, V. Catalano, and C. Silvano. Secure Memory Accesses on Networks-on-Chip. IEEE Trans. on Computers, 57(9):1216-1229, September 2008.
7. L. Fiorin, G. Palermo, S. Lukovic, and C. Silvano. A Data Protection Unit for NoC-based Architectures. In Proc. of CODES+ISSS'07, Sept. 30 - Oct. 5 2007.
8. L. Fiorin, C. Silvano, and M. Sami. Security Aspects in Networks-on-Chips: Overview and Proposals for Secure Implementations. In Proc. of DSD'07, Aug. 29-31 2007.
9. C. H. Gebotys and Y. Zhang. Security wrappers and power analysis for SoC technology. In Proc. of CODES+ISSS'03, pages 162-167, Oct. 1-3 2003.
10. K. Ilgun, A. Kemmerer, and P. A. Porras. State Transition Analysis: A Rule-Based Intrusion Detection Approach. IEEE Trans, on Software Engineering, Mar. 1995.
11. L. Negri. Power Modeling and Optimization for Wireless Networks. PhD thesis, Politecnico di Milano - Dipartimento di Elettronica e Informazione, 2006.
12. J. Niemela. F-Secure Virus Descriptions. F-Secure, December 2007.
13. K. Pagiantzis and A. Sheikholeslami. Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey. IEEE Journal of Solid-State Circuits, 41(3), March 2006.
14. A. Radulescu, J. Dielissen, S. G. Pestana, O. Gangwal, E. Rijpkema, P. Wielage, and K. Goossens. An Efficient On-Chip NI Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24(1), January 2005.
15. J. van Den Brand, C. Ciordas, K. Goossens, and T. Basten. Congestion-Controlled Best-Effort Communication for Networks-on-Chip. In Proc. of DATE '07, March 2007.
16. B. Vermeulen, K. Goossens, and S. Umrani. Debugging Distributed-Shared- Memory Communication at Multiple Granularities in Networks on Chip. In Proc. of NOCS'08, April 7-11 2008.