메뉴 건너뛰기




Volumn 99, Issue 24, 2011, Pages

Operating principle and integration of in-plane gate logic devices

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TRANSISTORS; ELECTRICAL CHARACTERISTIC; GATE STRUCTURE; IN-PLANE GATES; INPUT-OUTPUT CHARACTERISTICS; LOAD RESISTANCES; LOGIC OPERATIONS; LOW CURRENTS; OPERATING PRINCIPLES; VOLTAGE TRANSFER CURVES;

EID: 83755184037     PISSN: 00036951     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.3670352     Document Type: Article
Times cited : (7)

References (17)
  • 6
    • 28044438203 scopus 로고    scopus 로고
    • A three-terminal planar selfgating device for nanoelectronic applications
    • DOI 10.1016/j.sse.2005.09.004, PII S0038110105002479
    • T. Müller, A. Lorke, Q. T. Do, F. J. Tegude, D. Schuh, and W. Wegscheider, Solid-State Electron. 49, 1990 (2005). 10.1016/j.sse.2005.09.004 (Pubitemid 41691064)
    • (2005) Solid-State Electronics , vol.49 , Issue.12 , pp. 1990-1995
    • Muller, T.1    Lorke, A.2    Do, Q.T.3    Tegude, F.J.4    Schuh, D.5    Wegscheider, W.6
  • 14
    • 34548590478 scopus 로고    scopus 로고
    • Electrical characteristics and simulations of self-switching-diodes in SOI technology
    • DOI 10.1016/j.sse.2007.07.013, PII S0038110107002456, Special Issue: Papers Selected for the EUROSOI '07 Conference
    • G. Farhi, E. Saracco, J. Beerens, D. Morris, S. A. Charlebois, and J.-P. Raskin, Solid-State Electron. 51, 1245 (2007). 10.1016/j.sse.2007.07.013 (Pubitemid 47386009)
    • (2007) Solid-State Electronics , vol.51 , Issue.9 , pp. 1245-1249
    • Farhi, G.1    Saracco, E.2    Beerens, J.3    Morris, D.4    Charlebois, S.A.5    Raskin, J.-P.6


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.