Cascaded quantum wires and integrated designs for complex logic functions: Nanoelectronic full adder

IEEE Transactions on Electron Devices

Volumn 53, Issue 5, 2006, Pages 1107-1111

  Lau, Billy ^a,b   Hartmann, D ^a   Worschech, L ^a   Forchel, A ^a  

^a UNIVERSITY OF WÜRZBURG   (Germany)

^b UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

Full adder; Nanoelectronics; Quantum wire (QW); Room temperature

Indexed keywords

ELECTRON BEAM LITHOGRAPHY; ELECTRON GAS; MONOLITHIC INTEGRATED CIRCUITS; SEMICONDUCTING ALUMINUM COMPOUNDS; SEMICONDUCTING GALLIUM ARSENIDE;

FULL ADDER; NANOELECTRONICS; ROOM TEMPERATURE;

SEMICONDUCTOR QUANTUM WIRES;

EID: 33646020112     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2006.871878     Document Type: Article

References (19)

1. D. H. Kim, S. Sung, K. R. Kim, J. D. Lee, and B. Park, "Single-electron transistors based on gate-induced Si island for single-electron logic application," IEEE Trans. Nanotechnol., vol. 1, no. 4, pp. 170-175, Dec. 2002.
2. H. Mizuta, H. Müller, K. Tsukagoshi, D. Williams, Z. Durrani, A. Irvine, G. Evans, S. Amakawa, K. Nakazato, and H. Ahmed, "Nanoscale Coulomb blockade memory and logic devices," Nanotechnology, vol. 12, no. 2, pp. 155-159, Jun. 2001.
3. Y. Taut, "CMOS design near the limit of scaling," IBM J. Res. Develop., vol. 46, no. 2/3, pp. 213-222, 2002.
4. K. Hieke and M. Ulfward, "Nonlinear operation of the Y-branch switch: Ballistic switching mode at room temperature," Phys. Rev. B, Condens. Matter, vol. 62, no. 24, pp. 16727-16730, Dec. 2000.
5. A. M. Song, A. Lorke, A. Kriele, J. P. Kotthaus, W. Wegscheider, and M. Bichler, "Nonlinear electron transport in an asymmetric microjunction: A ballistic rectifier," Phys. Rev. Lett., vol. 80, no. 17, pp. 3831-3834, Apr. 1998.
6. L. Worschech, F. Fischer, A. Forchel, M. Kamp, and H. Schweizer, "High frequency operation of nanoelectronic Y-branch at room temperature," Jpn. J. Appl. Phys., vol. 40, no. 8B, pp. L867-L868, Aug. 2001.
7. T. Palm and L. Thylen, "Designing logic functions using an electron waveguide Y-branch switch," J. Appl. Phys., vol. 79, no. 10, pp. 8076-8081, May 1996.
8. D. Hartmann, S. Reitzenstein, L. Worschech, and A. Forchel, "Static memory element based on electron Y-branch switch," Electron. Lett., vol. 41, no. 6, pp. 303-304, Mar. 2005.
9. S. Reitzenstein, L. Worschech, P. Hartmann, and A. Forchel, "Pronounced switching bistability in a feedback coupled nanoelectronic Y-branch switch," Appl. Phys. Lett., vol. 82, no. 12, pp. 1980-1982, Mar. 2003.
10. R. de Picciotto, H. L. Stormer, L. N. Pfeiffer, K. W. Baldwin, and K. W. West, "Four-terminal resistance of a ballistic quantum wire," Nature, vol. 411, no. 6833, pp. 51-54, May 2001.
11. J. Guo, J. Wang, E. Polizzi, S. Datta, and M. Lundstrom, "Electrostatics of nanowire transistors," IEEE Trans. Nanotechnol., vol. 2, no. 4, pp. 329-334, Dec. 2003.
12. X. Duan, Y. Huang, Y. Cui, J. Wang, and C. M. Lieber, "Indium phosphide nanowires as building blocks for nanoscale electronic and optoelectronic devices," Nature, vol. 409, no. 6816, pp. 66-69, Jan. 2001.
13. Y. Cui and C. M. Lieber, "Functional nanoscale electronic devices assembled using silicon nanowire building blocks," Science, vol. 291, no. 5505, pp. 851-853, Feb. 2001.
14. Y. Huang, X. Duan, Y. Ciu, L. J. Lauhon, K. Kim, and C. Lieber, "Logic gates and computation from assembled nanowire building blocks," Science, vol. 294, no. 5545, pp. 1313-1317, Nov. 2001.
15. A. Haque and A. N. Khondker, "Quantum transport in mesoscopic devices: Current conduction in quantum wire structures," J. Appl. Phys., vol. 87, no. 5, pp. 2553-2560, Mar. 2000.
16. S. Das and S. Rao, "Transport through multiply connected quantum wires," Phys. Rev. B, Condens. Matter, vol. 70, no. 15, p. 155420, 2004.
17. M. Yumoto, S. Kasai, and H. Hasegawa, "Novel quantum wire branch-switches for binary decision diagram logic architecture utilizing Schottky wrap-gate Control of GaAs/AlGaAs nanowires," Jpn. J. Appl. Phys., vol. 41, no. 4B, pp. 2671-2674, Apr. 2002.
18. A. Bertoni, P. Bordone, R. Brunetti, C. Jacoboni, and S. Reggiani, "Quantum logic gates based on coherent electron transport in quantum wires," Phys. Rev. Lett., vol. 84, no. 25, pp. 5912-5915, Jun. 2000.
19. S. Reitzenstein, L. Worschech, C. Müller, and A. Forchel, "Compact logic NAND-gate based on a single in-plane quantum-wire transistor," IEEE Electron Device Lett., vol. 26, no. 3, pp. 142-144, Mar. 2005.