Analysis and design of millimeter-wave low-power CMOS LNA with transformer-multicascode topology

IEEE Transactions on Microwave Theory and Techniques

Volumn 59, Issue 12 PART 2, 2011, Pages 3441-3454

  Yeh, Han Chih ^a   Liao, Ze Yu ^a   Wang, Huei ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Cascode; CMOS; low noise amplifier (LNA); monolithic microwave integrated circuit (MMIC)

Indexed keywords

ANALYSIS AND DESIGN; CASCODE; CHIP SIZES; CMOS; CMOS LNA; CMOS TECHNOLOGY; DRAIN-SOURCE VOLTAGE; GAIN PERFORMANCE; LOW POWER; LOWER-POWER CONSUMPTION; SMALL-SIGNAL GAIN; SUPPLY VOLTAGES; WIDEBAND LOW-NOISE AMPLIFIER;

BANDWIDTH; BROADBAND AMPLIFIERS; CMOS INTEGRATED CIRCUITS; MONOLITHIC MICROWAVE INTEGRATED CIRCUITS; TOPOLOGY;

LOW NOISE AMPLIFIERS;

EID: 83655184656     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2011.2173350     Document Type: Conference Paper

References (28)

1. J. H. Tsai, W. C. Chen, T. P. Wang, T. W. Huang, and H. Wang, "A miniature Q-band low noise amplifier using 0.13-μm CMOS technology," IEEE Microw. Wireless Compon. Lett., vol. 16, no. 6, pp. 327-329, Jun. 2006.
2. M. A. Masud, H. Zirath, M. Ferndahl, and H. O. Vickes, "90 nm CMOS MMIC amplifier," in IEEE RFIC Symp. Dig., Jun. 2004, pp. 201-204.
3. S.-C. Shin, M.-D. Tsai, R.-C. Liu, K.-Y. Lin, and H.Wang, "A 3.9-dB NF low-noise amplifier using 0.18-μm CMOS technology," IEEE Microw. Wireless Compon. Lett., vol. 15, no. 7, pp. 448-450, Jul. 2005.
4. A. Liscidini, C. Ghezzi, E. Depaoli, G. Albasini, I. Bietti, and R. Castello, "Common gate transformer feedback LNA in a high IIP3 current mode RF CMOS front-end," in Proc. IEEE CICC, Sep. 2006, pp. 25-28.
5. B.-J. Huang, H.Wang, and K.-Y. Lin, "Millimeter-wave lowpower and miniature CMOS multicascode low noise amplifiers with noise reduction topology," IEEE Trans. Microw. Theory Tech., vol. 57, no. 12, pp. 3049-3059, Dec. 2009.
6. K.-J. Sun, Z.-M. Tsai, K.-Y. Lin, and H. Wang, "A 10.8-GHz CMOS low-noise amplifier using parallel-resonant inductor," in IEEE MTT-S Int. Microw. Symp. Dig., 2007, pp. 1795-1798.
7. H.-C. Yeh and H. Wang, "A miniature Q-band CMOS LNA with quadruple-cascode topology," in IEEE MTT-S Int. Microw. Symp. Dig., Baltimore, MD, Jun. 2011.
8. C.-M. Lo, C.-S. Lin, and H. Wang, "A miniature V -band 3-stage cascode LNA in 0.13 μm CMOS," in Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2006, pp. 402-403.
9. G. Gonzales, Microwave Transistor Amplifiers, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 1997, pp. 294-383.
10. B. Razavi, "Design of millimeter-wave CMOS radios: A tutorial," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 1, pp. 4-16, Jan. 2009.
11. A. Amer, E. Hegazi, and H. Ragai, "A low-power wideband CMOS LNA for WiMAX," IEEE Tran. Circuit Syst. II, Exp. Briefs, vol. 54, pp. 4-8, Jan. 2007.
12. R. A. Pucel, H. A. Haus, and H. Statz, "Signal and noise properties of gallium arsenide field effect transistors," in Advances in Electronics and Electron Physics, L. Morton, Ed. New York: Academic, 1975, vol. 38, pp. 195-265.
13. M. Varonen, M. Kärkkäinen, and K. A. I. Halonen, "Millimeter-wave amplifiers in 65-nm CMOS," in Proc. Eur. Solid-State Circuit Conf., Sep. 2007, pp. 280-283.
14. A. Natarajan, S. Nicolson, M. D. Tsai, and B. Floyd, "A 60 GHz variable- gain LNA in 65 nm CMOS," in Proc. IEEE Asian Solid-State Circuit Conf., 2008, pp. 117-120.
15. C. Weyers, P. Mayr, J. W. Kunze, and U. Langmann, "A 22.3 dB voltage gain 6.1 dB NF 60 GHz LNA in 65 nm CMOS with differential output," in Int. Solid-State Circuits Conf. Tech. Dig.. Fukuoka, Japan: , Feb. 2008, pp. 192-193.
16. T. Yao, M. Q. Gordon, K. K. W. Tang, K. H. K. Yau, M. T. Yang, P. Schvan, and S. P. Voinigescu, "Algorithmic design of CMOS LNAs and PAs for 60-GHz radio," IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1047-1054, May 2007.
17. S. Pellerano, Y. Palaskas, and K. Soumyanath, "A 64 GHz 6.5 dB NF 15.5 dB gain LNA in 90 nm CMOS," in Proc. Eur. Solid-State Circuit Conf., Sep. 2007, pp. 352-355.
18. J.-J. Lin, K.-H. To, B. Brown, D. Hammock, M. Majerus, M. Tutt, and W. M. Huang, "Wideband PA and LNA for 60-GHz radio in 90-nm LP CMOS technology," in Compound Semicond. Integr. Circuits Symp., Oct. 2008, pp. 1-4.
19. C. H. Doan, S. Emami, A. M. Niknejad, and R. W. Brodersen, "Millimeter- wave CMOS design," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 144-155, Jan. 2005.
20. M. Varonnen, M. Karkkainen, M. Kantanen, and K. Halonen, "Millimeter- wave integrated circuits in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 1991-2002, Sep. 2008.
21. W.-H. Lin, J.-H. Tsai, Y.-N. Jen, T.-W. Huang, and H.Wang, "A 0.7-V 60-GHz low-power LNA with forward body bias technique in 90 nm CMOS process," in Eur. Microw. Conf., Paris, France, Sep. 2009, pp. 393-396.
22. F. Vecchi, S. Bozzola, E. Temporiti, D. Guermandi, M. Pozzoni, M. Repossi, M. Cusmai, U. Decanis, A. Mazzanti, and F. Svelto, "A wideband receiver for multi-gbit/s communications in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 46, no. 3, pp. 1044-1057, Mar. 2011.
23. N. Li, K. Bunsen, N. Takayama, Q. Bu, T. Suzuki, M. Sato, T. Hirose, K. Okada, and A. Matsuzawa, "A 24 dB gain 51-68 GHz CMOS low noise amplifier using asymmetric-layout transistors," in IEEE Eur. Solid-State Circuits Conf., Seville, Spain, Sep. 2010, pp. 342-345.
24. K.-J. Sun, Z.-M. Tsai, K.-Y. Lin, and H. Wang, "A noise optimization formulation for CMOS low-noise amplifiers with on-chip low-Q inductors," IEEE Trans. Microw. Theory Tech., vol. 54, no. 4, pp. 1554-1560, Apr. 2006.
25. H. Shigematsu, T. Hirose, F. Brewer, and M. Rodwell, "Millimeterwave CMOS circuit design," IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 472-477, Feb. 2005.
26. F. Ellinger, "26-42 GHz SOI CMOS low noise amplifier," IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 522-528, Mar. 2004.
27. C. H. Doan et al., "Millimeter-wave CMOS design," IEEE J. Solid- State Circuits, vol. 40, no. 1, pp. 144-155, Jan. 2005.
28. H.-S. Oh, J. Jeong, C. D. Presti, A. Scuderi, and P. M. Asbeck, "A watt-level stacked-FET linear power amplifier in silicon-on-insulator CMOS," IEEE Trans. Microw. Theory Tech., vol. 10, no. 1, pp. 57-64, Jan. 2010.