A 22.3dB voltage gain 6.1dB NF 60GHz LNA in 65nm CMOS with differential output

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 51, Issue , 2008, Pages 192-194

  Weyers, Christopher ^a   Mayr, Pierre ^a   Kunze, Johannes W ^a   Langmann, Ulrich ^a  

^a RUHR UNIVERSITY BOCHUM   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CASCODE AMPLIFIERS; CMOS INTEGRATED CIRCUITS; GAIN MEASUREMENT;

3 DB BANDWIDTH; 65NM CMOS; DIFFERENTIAL OUTPUT; INTERSTAGE; SINGLE-ENDED INPUT; VOLTAGE GAIN;

LOW NOISE AMPLIFIERS;

EID: 49549105132     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2008.4523122     Document Type: Conference Paper

References (7)

1. S. Pellerano, Y. Palaskas and K. Soumyanath, "A 64GHz 6.5dB NF 15.5dB Gain LNA in 90nm CMOS," Proc. ESSCIRC, pp. 352-355, Sept. 2007.
2. B. Heydari, M. Bohsali, E. Adabi and A.M. Niknejad, "Low-Power mm-Wave Components up to 104GHz in 90nm CMOS,"ISSCC Dig. Tech. Papers, pp. 200-201, Feb. 2007.
3. C.-M. Lo, C.-S. Lin and H. Wang, "A Miniature V-Band 3-Stage Cascode LNAin 0.13 m CMOS," ISSCC Dig. Tech. Papers, pp. 322-323, Feb. 2006.
4. C. H. Doan, S Emami, A. M. Niknejad and R. W. Brodersen, "Millimeter-Wave CMOS Design, "IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 144-155, Jan. 2005.
5. T. Yao, M. Q. Gordon, K.K.W. Tang et al., "Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio," IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1047-1054, May 2007.
6. A. Steegen, R. Mo, R. Mann et al., "65nm CMOS Technology for Low Power Applications, "IEEE IEDM, pp. 64-67, Dec. 2005.
7. L. Nan, K. Mouthaan, Y.-Z. Xiong et al., "Experimental Characterization of the Effect of Metal Dummy Fill on Spiral Inductors, "IEEE RFIC Symp., pp. 307-310, June 2007.