Millimeter-wave low power and miniature CMOS multicascode low-noise amplifiers with noise reduction topology

IEEE Transactions on Microwave Theory and Techniques

Volumn 57, Issue 12, 2009, Pages 3049-3059

  Huang, Bo Jr ^a   Lin, Kun You ^a   Wang, Huei ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Cascode; CMOS; Low noise amplifier (LNA); Monolithic microwave integrated circuit (MMIC)

Indexed keywords

CASCODE; CASCODE CONFIGURATION; CASCODE DEVICE; CASCODE STRUCTURE; CHIP SIZES; CMOS; DESIGN AND ANALYSIS; GAIN PERFORMANCE; LOW POWER; LOWER-POWER CONSUMPTION; NOISE REDUCTIONS; POWER CONSUMPTION; SMALL-SIGNAL GAIN;

ACOUSTIC NOISE MEASUREMENT; AUDIO FREQUENCY AMPLIFIERS; INTEGRATED CIRCUITS; LOW NOISE AMPLIFIERS; MICROWAVE CIRCUITS; MICROWAVE INTEGRATED CIRCUITS; MICROWAVES; NOISE FIGURE; TOPOLOGY;

MONOLITHIC MICROWAVE INTEGRATED CIRCUITS;

EID: 73049107888     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2009.2033238     Document Type: Article

References (23)

1. J.-H. Tsai, W.-C. Chen, T.-P. Wang, T.-W. Huang, and H. Wang, "A miniature Q-band low noise amplifier using 0.13-μ m CMOS technology," IEEE Microw. Wireless Compon. Lett., vol. 16, no. 6, pp. 327-329, Jun. 2006.
2. M. A. Masud, H. Zirath, M. Ferndahl, and H.-O.Vickes, "90 nmCMOS MMIC amplifier," in IEEE RFIC Symp. Dig., Jun. 2004, pp. 201-204.
3. S.-C. Shin, M.-D. Tsai, R.-C. Liu, K.-Y. Lin, and H.Wang, "A 3.9-dB NF low-noise amplifier using 0.18-μ m CMOS technology," IEEE Microw. Wireless Compon. Lett., vol. 15, no. 7, pp. 448-450, Jul. 2005.
4. A. Liscidini, C. Ghezzi, E. Depaoli, G. Albasini, I. Bietti, and R. Castello, "Common gate transformer feedback LNA in a high IIP3 current mode RF CMOS front-end," in Proc. IEEE CICC, Sep. 2006, pp. 25-28.
5. K.-J. Sun, Z.-M. Tsai, K.-Y. Lin, and H. Wang, "A noise optimization formulation for CMOSlow-noise amplifiers with on-chip low-Q inductors," IEEE Trans. Microw. Theory Tech., vol. 54, no. 4, pp. 1554-1560, Apr. 2006.
6. H. Shigematsu, T. Hirose, F. Brewer, and M. Rodwell, "Millimeterwave CMOS circuit design," IEEE Trans. Microw. Theory Techn., vol. 53, no. 2, pp. 472-477, Feb. 2005.
7. F. Ellinger, "26-42 GHz SOI CMOS low noise amplifier," IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 522-528, Mar. 2004.
8. C. H. Doan, S. Emami, A. M. Niknejad, and R. W. Brodersen, "Millimeter-wave CMOS design," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 144-155, Jan. 2005.
9. C.-M. Lo, C.-S. Lin, and H. Wang, "A miniature V-band 3-stage cascode LNA in 0.13 μm CMOS," in ISSCC Dig. Tech. Papers, Feb. 2006, pp. 402-403.
10. H.-S. Oh, C.-S. Kim, H.-K. Yu, and C.-K. Kim, "A fully-integrated +23-dBm CMOS triple cascode linear power amplifier with inner-parallel power control scheme," in IEEE RFIC Symp. Dig., Jun. 2006, pp. 4-7.
11. K.-J. Sun, Z.-M. Tsai, K.-Y. Lin, and H. Wang, "A 10.8-GHz CMOS low-noise amplifier using parallel-resonant inductor," in IEEE MTT-S Int. Microw. Symp. Dig., 2007, pp. 1795-1798.
12. J.-J. Kuo, W.-H. Lin, C.-C. Kuo, J. R. Tzeng, Z.-M. Tsai, K.-Y. Lin, and H. Wang, "A 71-76 GHz chip set for wireless communication in 65-nm CMOS technology," presented at the IEEE MTT-S Int. Microw. Symp., Boston, MA, Jun. 2009.
13. A. Sayag, S. Levin, D. Regev, D. Zfira, S. Shapira, D. Goren, and D. Ritter, "A 25 GHz 3.3 dB NF lownoise amplifier based upon slowwave transmission lines and the 0.18 μ m CMOS technology," in IEEE RFIC Symp. Dig., Jun. 2008, pp. 373-376.
14. C. Weyers, P. Mayr, J. W. Kunze, and U. Langmann, "A 22.3 dB voltage gain 6.1 dB NF 60 GHz LNA in 65 nm CMOS with differential output," ISSCC Dig. Tech. Papers, pp. 192-193, Feb. 2008.
15. M. Varonen, M. Kärkkäinen, and K. A. I. Halonen, "Millimeter-wave amplifiers in 65-nm CMOS," in Proc. Eur. Solid-State Circuit Conf. (ESSCIRC), Sep. 2007, pp. 280-283.
16. A. Natarajan, S. Nicolson, M. D. Tsai, and B. Floyd, "A 60 GHz variable-gain LNA in 65 nm CMOS," in Proc. IEEE Asian Solid-State Circuit Conf. (A-SSCC), Fukuoka, Japan, Nov. 2008, pp. 117-120.
17. T. Yao, M. Q. Gordon, K. K. W. Tang, K. H. K. Yau, M. T. Yang, P. Schvan, and S. P. Voinigescu, "Algorithmic design of CMOS LNAs and PAs for 60-GHz radio," IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1047-1054, May 2007.
18. S. Pellerano, Y. Palaskas, and K. Soumyanath, "A 64 GHz 6.5 dB NF 15.5 dB gain LNA in 90 nm CMOS," in Proc. Eur. Solid-State Circuit Conf. (ESSCIRC), Sep. 2007, pp. 352-355.
19. J.-J. Lin, K.-H. To, B. Brown, D. Hammock, M. Majerus, M. Tutt, and W. M. Huang, "Wideband PA and LNA for 60-GHz radio in 90-nm LP CMOS technology," in Proc. Compound Semiconduct. Integr. Circuits Symp. (CSICS), Oct. 2008, pp. 1-4.
20. C. H. Doan, S. Emami, A. M. Niknejad, and R. W. Brodersen, "Millimeter-wave CMOS design," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 144-155, Jan. 2005.
21. H. Shigematsu, T. Hirose, F. Brewer, and M. Rodwell, "Millimeterwave CMOS circuit design," IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 472-477, Feb. 2005.
22. M. Varonnen, M. Kärkkäinen, M. Kantanen, and K. A. I. Halonen, "Millimeter-wave integrated circuits in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 1991-2002, Sep. 2008.
23. B.-J. Huang, H. Wang, and K.-Y. Lin, "A miniature Q-band CMOS LNA with triple-cascode topology," presented at the IEEE MTT-S Int. Microw. Symp. Dig., Boston, MA, Jun. 2009.