Design of millimeter-wave CMOS radios: A tutorial

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 1, 2009, Pages 4-16

  Razavi, Behzad ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

60 GHz band; CMOS integrated circuits; Gain; Inductors; Integrated circuit modeling; Low noise amplifiers; Miller divider; Millimeter wave circuits; Mixers; Noise; Oscillators; Transceiver architectures; Transistors

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC INDUCTORS; INTEGRATED CIRCUIT DESIGN; LOW NOISE AMPLIFIERS; LOW POWER ELECTRONICS; MIXERS (MACHINERY); OSCILLATORS (ELECTRONIC); RADIO TRANSCEIVERS; TRANSISTORS;

60-GHZ BAND; GAIN; INTEGRATED CIRCUIT MODELING; MILLER DIVIDER; MILLIMETER WAVE CIRCUITS; NOISE; TRANSCEIVER ARCHITECTURE;

MILLIMETER WAVES;

EID: 60749099343     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.931648     Document Type: Review

References (51)

1. B. Razavi, "A 60-GHz direct-conversion CMOS receiver," in ISSCC Dig. Tech. Papers, Feb. 2005, pp. 400-401.
2. S. Emami, C. H. Doan, A. M. Niknejad, and R. W. Broderson, "A 60-GHz downconverting CMOS single-gate mixer," in RFIC Dig. Tech. Papers Jun. 2005, pp. 163-166.
3. K. Yamamoto and M. Fujishima, "70-GHz CMOS harmonic injection-locked divider," in ISSCC Dig. Tech. Papers, Feb. 2006, pp. 600-601.
4. D. Huang, W. Hant, N.-Y. Wang, T. W. Ku, Q. Gu, R. Wong, and M.-C. F. Chang, "A 60 GHz CMOS VCO using on-chip resonator with embedded artificial dielectric for size, loss, and noise reduction," in ISSCC Dig. Tech. Papers, Feb. 2006, pp. 314-315.
5. T. Yao, M. Gordon, K. Yau, M. T. Yang, S. P. Voinigescu, and, "60-GHz PA and LNA in 90-nm RF CMOS," in RFIC Dig. Tech. Papers, Jun. 2006, pp. 147-150.
6. P. Mayr, C. Weyers, and U. Langmann, "90 GHz 65 nm CMOS injection-locked frequency divider," in ISSCC Dig. Tech. Papers, Feb. 2007, pp. 198-199.
7. B. Razavi, "A millimeter-wave CMOS heterodyne receiver with on-chip LO and divider," in ISSCC Dig. Tech. Papers, Feb. 2007, pp. 188-189.
8. S. Emami, C. H. Doan, A. M. Niknejad, R. W. Broderson, and, "A highly-integrated 60-GHz CMOS front-end receiver," in ISSCC Dig. Tech. Papers, Feb. 2007, pp. 190-191.
9. B. Razavi, "Heterodyne phase locking: A technique for high-frequency division," in ISSCC Dig. Tech. Papers, Feb. 2007, pp. 428-429.
10. J. Lee, "A 75-GHz PLL in 90-nm CMOS," in ISSCC Dig. Tech. Papers Feb. 2007, pp. 432-433.
11. B. Heydari, M. Bohsali, E. Adabi, A. M. Niknejad, and, "Low-power mm-wave components up to 104 GHz in 90-nm CMOS," in ISSCC Dig. Tech. Papers, Feb. 2007, pp. 200-201.
12. B. Martineau, A. Cathelin, F. Danneville, A. Kaiser, G. Dambrine, S. Lepilliet, F. Gianesello, and D. Belot, "80-GHz low-noise amplifiers in 65-nm CMOS SOI," in Proc. ESSCIRC, Sep. 2007, pp. 348-351.
13. K. Ishibashi, M. Motoyoshi, N. Kobayashi, and M. Fujishima, "76-GHz CMOS VCO with 7% frequency tuning range," in VLSI Circuits Symp. Dig. Tech. Papers, Jun. 2007, pp. 176-177.
14. T. Mitomo, R. Fujimoto, N. Ono, R. Tachibana, H. Hoshino, Y. Yoshihara, Y. Tstustumi, and I. Seto, "A 60-GHz CMOS receiver with frequency synthesizer," in VLSI Symp. Dig. Tech. Papers, Jun. 2007, pp. 172-173.
15. A. Parsa and B. Razavi, "A 60-GHz CMOS receiver using a 30-GHz LO," in ISSCC Dig. Tech. Papers, Feb. 2008, pp. 190-191.
16. B. Afshar, Y. Wang, and A. M. Niknejad, "A robust 24-mW 60-GHz receiver in 90 nm standard CMOS," in ISSCC Dig. Tech. Papers, Feb. 2008, pp. 182-183.
17. M. Tanomura, Y. Hamada, S. Kishimoto, M. Ito, N. Orihashi, K. Maruhashi, and H. Shimawaki, "TX and RX front ends for the 60-GHz band in 90 nm standard bulk CMOS," in ISSCC Dig. Tech. Papers, Feb. 2008, pp. 558-559.
18. E. Laskin, M. Khanpour, R. Aroca, K.-W. Tang, P. Garcia, S. Voinigescu, and, "A 95 GHz receiver with fundamental-frequency VCO and static frequency divider in 65 nm digital CMOS," in ISSCC Dig. Tech. Papers Feb. 2008, pp. 180-181.
19. C. Weyers, P. Mayr, J. W. Kunze, and U. Langmann, "A 22.3 dB voltage gain 6.1 dB NF 60 GHz LNA in 65 nm CMOS with differential output," in ISSCC Dig. Tech. Papers, Feb. 2008, pp. 192-193.
20. D. D. Kim, J. Kim, and C. Cho, "A 94 GHz locking hysteresis-assisted and tunable CML static divider in 65 nm SOI CMOS," in ISSCC Dig. Tech. Papers, Feb. 2008, pp. 460-461.
21. E. Seok, C. Cao, D. Shim, D. Arenas, D. Tanner, C.-M. Hung, and K. K. O, "A 410 GHz CMOS push-push oscillator with an on-chip patch antenna," in ISSCC Dig. Tech. Papers, Feb. 2008, pp. 472-473.
22. K.-H. Tsai, L.-C. Cho, J.-H. Wu, and S.-I. Liu, "3.5 mW W-band frequency divider with wide locking range in 90 nm CMOS technology," in ISSCC Dig. Tech. Papers, Feb. 2008, pp. 466-467.
23. B. Razavi, "A millimeter-wave circuit technique," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2090-2098, Sep. 2008.
24. H. Wang, "A 50-GHz VCO in 0.25- ??m CMOS," in ISSCC Dig. Tech. Papers, Feb. 2001, pp. 372-373.
25. J. Lee and B. Razavi, "A 40-GHz frequency divider in 0.18-um CMOS technology," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2003, pp. 259-262.
26. M. Tiebout, H.-D. Wohlmuth, and W. Simburger, "A 1-V 51-GHz fully-integrated VCO in 0.12-um CMOS," in ISSCC Dig. Tech. Papers Feb. 2002, pp. 238-239.
27. L. Franca-Neto, R. Bishop, and B. Bloechel, "64 GHz and 100 GHz VCOs in 90 nm CMOS using optimum pumping method," in ISSCC Dig. Tech. Papers Feb. 2004, pp. 444-445.
28. K. Scheir, P. Wamback, Y. Rolain, and G. Vandersteen, "Design and analysis of inductors for 60 GHz applications in a digital CMOS technology," in Proc. 69th ARFTG Microwave Measurement Conf., Jun. 2007.
29. H. Samavati, H. Rategh, and T. H. Lee, "A 5-GHz CMOS wireless LAN receiver front end," IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 765-772, May 2000.
30. B. Razavi, "A 5.2-GHz CMOS receiver with 62-dB image rejection," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 810-815, May 2001.
31. T. Dickson, M. A. LaCroix, S. Boret, D. Gloria, R. Beerkens, and S. P. Voinigescu, "30-100 GHz inductors and transformers for millimeter-wave (BI)CMOS integrated circuits," IEEE Trans. Microw. Theory Tech., vol. 53, no. 1, pp. 123-133, Jan. 2005.
32. S.-S. Song, J. Han, M. Je, K. Han, and H. Shin, "RF modeling of an MOS varactor and MIM capacitor in 0.18-μm CMOS technology," J. Korean Phys. Soc., vol. 41, pp. 922-926, Dec. 2002.
33. K. W. Tang, M. Khanpour, P. Garcia, C. Garnier, and S. P. Voinigescu, "65-nm CMOS W-band receivers for imaging applications," in Proc. CICC, Sep. 2007, pp. 749-752.
34. J. Bergervoet, K. Harish, G. van der Weide, D. Leenaerts, R. van de Beek, H. Waite, Y. Zhang, S. Aggarwal, C. Razzell, and R. Roovers, "An interference-robust receive chain for UWB radio in SiGe BiCMOS," in ISSCC Dig. Tech. Papers, Feb. 2005, pp. 200-201.
35. D. Kim, J. Kim, and C. Cho, "A 94-GHz locking-hysteresis-assisted and tunable CMOS static divider in 65-nm SOI CMOS," in ISSCC Dig. Tech. Papers, Feb. 2008, pp. 460-461.
36. J. Lee and B. Razavi, "A 40-Gb/s clock and data recovery circuit in 0.18-um CMOS technology," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2181-2190, Dec. 2003.
37. T. Suzuki, Y. Kawano, M. Sato, T. Hirose, and K. Joshin, "60 and 77 GHz power amplifiers in standard 90 nm CMOS," in ISSCC Dig. Tech. Papers Feb. 2008, pp. 562-563.
38. C. H. Doan, S. Emami, A. M. Niknejad, and R. W. Brodersen, "Millimeter-wave CMOS design," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 144-155, Jan. 2005.
39. M. Miyamoto, H. Ohta, Y. Kumagai, Y. Sonobe, K. Ishibashi, and Y. Tainaka, "Impact of reducing STI-induced stress on layout dependence of MOSFET characteristics," IEEE Trans. Electron Devices, vol. 51, no. 3, pp. 440-443, Mar. 2004.
40. P. G. Drennan, M. L. Kniffin, and D. R. Locascio, "Implications of proximity effects for analog design," in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2006, pp. 169-176.
41. C.-K. Liang and B. Razavi, "Systematic transistor and inductor modeling for millimeter-wave design," IEEE J. Solid-State Circuits, to be published.
42. Cathelin, B. Martineau, N. Seller, S. Douyere, J. Gorisse, S. Pruvost, C. Raynaud, F. Gianesello, S. Montusclat, S. P. Voinigescu, A. M. Niknejad, D. Belot, and J. P. Schoellkopf, "Design for millimeter-wave applications in silicon technologies," in Proc. ESSCIRC, Sep. 2007, pp. 464-471.
43. B. Razavi, "CMOS transceivers for the 60-GHz band," in RFIC Symp. Dig. Tech. Papers, Jun. 2006, pp. 231-234.
44. B. Razavi, "A 900-MHz CMOS direct-conversion receiver," in Dig. Symp. VLSI Circuits, Jun. 1997, pp. 113-114.
45. H.-H. Hsieh and L. H. Lu, "A 63-GHz VCO in 0.18-μm CMOS technology," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2007, pp. 178-179.
46. D. Chowdhury, P. Reynaert, and A. Niknejad, "A 60 GHz 1 V + 12.3 dBm transformer-coupled wideband PA in 90 nm CMOS," in ISSCC Dig. Tech. Papers, Feb. 2008, pp. 560-561.
47. S. K. Reynolds, B. A. Floyd, U. R. Pfeiffer, T. Beukema, J. Grzyb, C. Haymes, B. Gaucher, and M. Soyeur, "A silicon 60-GHz receiver and transmitter chipset for broadband communications," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2820-2831, Dec. 2006.
48. A. Parsa and B. Razavi, "A new transceiver architecture for the 60-GHz band," IEEE J. Solid-State Circuits, to be published.
49. A. Zolfaghari, A. Y. Chan, and B. Razavi, "A 2.4-GHz 34-mW CMOS transceiver for frequency-hopping and direct-sequence applications," in ISSCC Dig. Tech. Papers, Feb. 2001, pp. 418-419.
50. S. A. Sanielevici, K. R. Cioffi, B. Ahrari, P. S. Stephenson, D. L. Skoglund, and M. Zargari, "A 900-MHz transceiver chipset for two-way paging applications," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2160-2168, Dec. 1998.
51. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2000.