Energy-efficient multi-level cell phase-change memory system with data encoding

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2011, Pages 175-182

  Wang, Jue ^a   Dong, Xiangyu ^a   Sun, Guangyu ^a   Niu, Dimin ^a   Xie, Yuan ^a  

^a The Pennsylvania State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AVERAGE ENERGY; DATA COMPARISONS; DATA ENCODING; EMERGING NON-VOLATILE MEMORIES; ENCODING ARCHITECTURE; ENERGY EFFICIENT; ENERGY VARIATIONS; HIGH-CAPACITY MEMORY; INTERMEDIATE STATE; MEMORY SYSTEMS; MULTILEVEL CELL; MULTIPLE BITS; PCM SYSTEMS; PHASE CHANGES;

CELLS; ENCODING (SYMBOLS); PHASE CHANGE MEMORY;

ENERGY EFFICIENCY;

EID: 83455196226     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2011.6081394     Document Type: Conference Paper

References (24)

1. S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner et al., "Phase-change random access memory: a scalable technology," IBM Journal of Research and Development, vol. 52, no. 4/5, 2008.
2. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, "Architecting phase change memory as a scalable DRAM alternative," in Proceedings of the International Symposium on Computer Architecture, 2009, pp. 2-13.
3. X. Dong and Y. Xie, "AdaMS: Adaptive MLC/SLC phase-change memory design for file storage," in Proceedings of the Asia and South Pacific Design Automation Conference, 2011, pp. 31-36.
4. P. Mangalagiri, K. Sarpatwari, A. Yanamandra, V. Narayanan, Y. Xie et al., "A low-power phase change memory based hybrid cache architecture,"in Proceedings of the Great Lakes Symposium on VLSI, 2008, pp. 395-398.
5. X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and Y. Xie, "Hybrid cache architecture with disparate memory technologies," in Proceedings of the International Symposium on Computer Architecture, 2009, pp. 34-45.
6. Y. Joo, D. Niu, X. Dong, G. Sun, N. Chang et al., "Energy- and endurance-aware design of phase change memory caches," in Proceedings of the Design, Automation and Test in Europe Conference, 2010, pp. 136-141.
7. M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable high performance main memory system using phase-change memory technology,"in Proceedings of the International Symposium on Computer Architecture, 2009, pp. 24-33.
8. M. K. Qureshi, M. M. Franceschini, L. A. Lastras-Montano, and J. P. Karidis, "Morphable memory system: A robust architecture for exploiting multi-level phase change memories," in Proceedings of the International Symposium on Computer Architecture, 2010, pp. 153-162.
9. F. Bedeschi, R. Fackenthal, C. Resta, E. Donze et al., "A bipolar-selected phase change memory featuring multi-level cell storage," IEEE Journal of Solid-State Circuits, vol. 44, no. 1, pp. 217-227, 2009.
10. T. Nirschl, J. Phipp, T. Happ, G. Burr et al., "Write strategies for 2 and 4-bit multi-level phase-change memory," in Proceedings of the IEEE International Electron Devices Meeting, 2007, pp. 461-464.
11. D.-H. Kang, J.-H. Lee, J. Kong, D. Ha et al., "Two-bit cell operation in diode-switch phase change memory cells with 90nm technology," in Proceedings of the Symposium on VLSI Technology, 2008, pp. 98-99.
12. M. Joshi, W. Zhang, and T. Li, "Mercury: A fast and energy-efficient multi-level cell based phase change memory system," in Proceedings of the International Symposium on High Performance Computer Architecture, 2011, pp. 345-356.
13. L. M. Grupp, A. M. Caulfield, J. Coburn, S. Swanson, E. Yaakobi et al., "Characterizing flash memory: anomalies, observations, and applications,"in Proceedings of the International Symposium on Microarchitecture. New York, New York: ACM, 2009, pp. 24-33.
14. D. Krebs, S. Raoux, C. T. Rettner, G. W. Burr et al., "Characterization of phase change memory materials using phase change bridge devices,"Journal of Applied Physics, vol. 106, no. 5, p. 054308, 2009.
15. F. Bedeschi, E. Bonizzoni, G. Casagrande, R. Gastaldi et al., "SET and RESET pulse characterization in BJT-selected phase-change memories,"in Proceedings of the IEEE International Symposium on Circuits and Systems, 2005, pp. 1270-1273.
16. H. Chung, B. H. Jeong, B. Min, Y. Choi, B.-H. Cho et al., "A 58nm 1.8v 1gb pram with 6.4mb/s program bw," in Proceedings of the International Solid-State Circuits Conference, 2011, pp. 500-502.
17. Y. Byung-Do, L. Jae-Eun, K. Jang-Su, C. Junghyun, L. Seung-Yun et al., "A low power phase-change random access memory using a data-comparison write scheme," in Proceedings of the International Symposium on Circuits and Systems, 2007, pp. 3014-3017.
18. C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSEC benchmark suite: characterization and architectural implications," in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2008, pp. 72-81.
19. Standard Performance Evaluation Corporation, "SPEC OMP (OpenMP Benchmark Suite)," http://www.spec.org/omp/.
20. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren et al., "Simics: A full system simulation platform," Computer, vol. 35, no. 2, pp. 50-58, 2002.
21. P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A durable and energy efficient main memory using phase change memory technology," in Proceedings of the International Symposium on Computer Architecture, 2009, pp. 14-23.
22. S. Cho and H. Lee, "Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance," in Proceedings of the International Symposium on Microarchitecture, 2009, pp. 347-357.
23. W. Xu, J. Liu, and T. Zhang, "Data manipulation techniques to reduce phase change memory write energy," in Proceedings of the International Symposium on Low power Electronics and Design, 2009, pp. 237-242.
24. Y. Joo, Y. Cho, D. Shin et al., "Energy-aware data compression for multi-level cell (MLC) flash memory," in Proceedings of the Design Automation Conference, 2007, pp. 716-719.