AdaMS: Adaptive MLC/SLC phase-change memory design for file storage

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2011, Pages 31-36

  Dong, Xiangyu ^a   Xie, Yuan ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL DATAS; FILE STORAGE; MANAGEMENT POLICY; MEMORY DESIGN; MEMORY TECHNOLOGY; MULTILEVEL CELL; NAND FLASH; PHASE CHANGES; PROGRAMMING TIME; RE-CONFIGURABLE; RECONFIGURATION ABILITY; RUNTIMES; WORKLOAD CHARACTERISTICS;

COMPUTER AIDED DESIGN; EMBEDDED SYSTEMS; MRAM DEVICES;

PHASE CHANGE MEMORY;

EID: 79952967239     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2011.5722206     Document Type: Conference Paper

References (13)

1. F. Bedeschi, R. Fackenthal, C. Resta, E. Donze et al., "A bipolar-selected phase change memory featuring multi-level cell storage," IEEE Journal of Solid-State Circuits, vol. 44, no. 1, pp. 217-227, 2009.
2. T. Nirschl, J. Phipp, T. Happ, G. Burr et al., "Write strategies for 2 and 4-bit multi-level phase-change memory," in Proceedings of the IEEE International Electron Devices Meeting, 2007, pp. 461-464.
3. D.-H. Kang, J.-H. Lee, J. Kong, D. Ha et al., "Two-bit cell operation in diode-switch phase change memory cells with 90nm technology," in Proceedings of the Symposium on VLSI Technology, 2008, pp. 98-99.
4. T. Kgil, D. Roberts, and T. Mudge, "Improving nand flash based disk caches," in Proceedings of the International Symposium on Computer Architecture, 2008, pp. 327-338.
5. S. Lee, K. Ha, K. Zhang, and J. Kim, "FlexFS: a flexible flash file system for MLC NAND flash memory," in USENIX Annual Technical Conference, 2009.
6. M. K. Qureshi, M. M. Franceschini, L. A. Lastras-Montano, and J. P. Karidis, "Morphable memory system: a robust architecture for exploiting multi-level phase change memories," in Proceedings of the International Symposium on Computer Architecture, 2010, pp. 153-162.
7. S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner et al., "Phase-change random access memory: a scalable technology," IBM Journal of Research and Development, vol. 52, no. 4/5, 2008.
8. D. Krebs, S. Raoux, C. T. Rettner, G. W. Burr et al., "Characterization of phase change memory materials using phase change bridge devices," Journal of Applied Physics, vol. 106, no. 5, p. 054308, 2009.
9. F. Bedeschi, E. Bonizzoni, G. Casagrande, R. Gastaldi et al., "SET and RESET pulse characterization in BJT-selected phase-change memories," in Proceedings of the IEEE International Symposium on Circuits and Systems, 2005, pp. 1270-1273.
10. K. Kim and S. J. Ahn, "Reliability investigations for manufacturable high density PRAM," in Proceedings of the IEEE International Reliability Physics Symposium, 2005, pp. 157-162.
11. L. Goux, D. Tio Castro, G. Hurkx, J. Lisoni et al., "Degradation of the reset switching during endurance testing of a phase-change line cell," IEEE Transactions on Electron Devices, vol. 56, no. 2, pp. 354-358, 2009.
12. Storage Performance Council, "I/O Trace Repository," http://www.storageperformance.org/specs/#traces.
13. X. Dong, N. P. Jouppi, and Y. Xie, "PCRAMsim: system-level performance, energy, and area modeling for Phase-Change RAM," in Proceedings of the International Conference on Computer-Aided Design, 2009, pp. 269-275.