Phase-guided scheduling on single-ISA heterogeneous multicore processors

Proceedings - 2011 14th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2011

Volumn , Issue , 2011, Pages 736-745

  Sawalha, Lina ^a   Wolff, Sonya ^a   Tull, Monte P ^a   Barnes, Ronald D ^a  

^a University of Oklahoma   (United States)

Author keywords

Asymmetric multiprocessors; Phase identification; Scheduling; Single ISA heterogeneous multicore processors

Indexed keywords

ASYMMETRIC MULTIPROCESSORS; HETEROGENEOUS MULTICORE; MULTI-CORE PROCESSOR; MULTI-CORES; OPTIMAL MAPPING; PHASE IDENTIFICATION; POWER EFFICIENT; PROCESSOR CORES; PROGRAM BEHAVIOR; PROGRAM PHASIS; SCHEDULING DECISIONS;

BEHAVIORAL RESEARCH; COMPUTER ARCHITECTURE; PROGRAM PROCESSORS; SCHEDULING; SYSTEMS ANALYSIS;

MULTICORE PROGRAMMING;

EID: 80054992739     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2011.98     Document Type: Conference Paper

References (27)

1. D. C. Lee, P. J. Crowley, J.-L. Baer, T. E. Anderson, and B. N. Bershad, "Execution characteristics of desktop applications on windows NT," in Proceedings of the 25th Annual International Symposium on Computer Architecture, July 1998, pp. 27-38.
2. R. Kumar, K. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen, "Processor power reduction via single-ISA heterogeneous multi-core architectures," Computer Architecture Letters, vol. 2, no. 1, January 2003.
3. M. D. Hill and M. R. Marty, "Amdahl's law in the multicore era," Computer, vol. 41, no. 7, pp. 33-38, July 2008.
4. M. Gschwind, H. P. Hofstee, B. Flachs, M. Hopkins, Y. Watanabe, and T. Yamazaki, "Synergistic processing in Cell's multicore architecture," IEEE Micro, vol. 26, no. 2, pp. 10-24, March 2006.
5. B. Burgess, B. Cohen, M. Denman, J. Dundas, D. Kaplan, and J. Rupley, "Bobcat: AMD's low-power x86 processor," IEEE Mirco, vol. 31, no. 2, pp. 16-25, April 2011.
6. F. Blagojevic, X. Feng, K. Cameron, and D. Nikolopoulos, "Modeling multi-grain parallelism on heterogeneous multi-core processors: A case study of the Cell BE," High performance embedded architectures and compilers, vol. 4917, pp. 38-52, 2008.
7. V. J. Jiménez, L. Vilanova, I. Gelado, M. Gil, G. Fursin, and N. Navarro, "Predictive runtime code scheduling for heterogeneous architectures," in Lecture notes in Computer Science, vol. 5409, 2009, pp. 19-33.
8. N. Lakshminarayana, J. Lee, and H. Kim, "Age based scheduling for asymmetric multiprocessors," in Super Computing, November 2009.
9. D. Shelepov and A. Fedorova, "Scheduling on heterogeneous multicore processors using architectural signatures," in Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture, June 2008.
10. D. Shelepov, J. Carlos, S. Alcaide, S. Jeffery, A. Fedorova, N. Perez, Z. F. Huang, S. Blagodurov, and V. Kumar, "HASS: a scheduler for heterogeneous multicore systems," ACM SIGOPS Operating Systems Review, vol. 43, no. 2, pp. 66-75, April 2009.
11. J. C. Saez, D. Shelepov, A. Federova, and M. Prieto, "Leveraging workload diversity through OS scheduling to maximize performance on single-isa heterogeneous multicore systems," Journal of Parallel and Distributed Computing, vol. 71, no. 1, pp. 114-131, January 2011.
12. M. Becchi and P. Crowly, "Dynamic thread assignment on heterogeneous multiprocessor architectures," in Proceedings of the 3rd conference on Computing frontiers. New York, NY, USA: ACM, 2006, pp. 29-40.
13. C. Goh, E. Teoh, and K. Tan, "A hybrid evolutionary approach for heterogeneous multiprocessor scheduling," Soft Computing, vol. 13, no. 8-9, pp. 833-846, March 2009.
14. R. Kumar, N. Jouppi, and D. Tullsen, "Conjoined-core chip multiprocessing," in Proceedings of the 37th International Symposium on Microarchitecture, June 2004, pp. 195-206. (Pubitemid 40927698)
15. R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi, and K. I. Farkas, "Single-ISA heterogeneous multi-core architectures for multithreaded workload performance," in Proceedings of the 31st Annual International Symposium on Computer Architecture, June 2004, pp. 64-75.
16. J. C. Saez, A. Fedorova, M. Prieto, and S. Blagodurov, "A comprehensive scheduler for asymmetric multicore systems," in Proceedings of the 5th European conference on Computer systems, April 2010, pp. 139-152.
17. D. Koufaty, D. Reddy, and S. Hahn, "Bias scheduling in heterogeneous multi-core architectures," in Proceedings of the 5th European conference on Computer systems, April 2010, pp. 125-138.
18. V. Kazempour, A. Kamali, and A. Federova, "AASH: An asymmetry-aware scheduler for hypervisors," in Proceedings of the 2010 ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments, march 2010, pp. 85-96.
19. J. Chen and L. John, "Efficient program scheduling for heterogeneous multi-core processors," in Proceedings of the 46th Annual Design Automation Conference, ser. DAC '09. New York, NY, USA: ACM, July 2009, pp. 927-930.
20. A. B. A. Jooya and M. Analoui, "History-aware, resource-based dynamic scheduling for heterogeneous multi-core processors," in CMP-MSI: 3rd Workshop on Chip Multiprocessor Memory Systems and Interconnects in conjunction with ISCA'09, June 2009.
21. T. Sondag and H. Rajan, "Phase-based tuning for better utilization of performance-asymmetric multicore processors," in Proceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization, April 2011, pp. 11-20.
22. T. Sherwood, E. Perelman, and B. Calder, "Basic block distribution analysis to find periodic behavior and simulation points in applications," in Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques., September 2001, pp. 3-14. (Pubitemid 33085420)
23. M. Merten, A. Trick, R. Barnes, E. Nystrom, C. George, J. Gyllenhall, and W. Hwu, "An architectural framework for runtime optimization," IEEE Transactions on Computers, vol. 50, no. 6, pp. 567-589, June 2001. (Pubitemid 32609868)
24. A. S. Dhodapkar and J. E. Smith, "Managing multi-configuration hardware via dynamic working set analysis," ACM SIGARCH Computer Architecture News, vol. 30, no. 2, pp. 233-244, May 2002. (Pubitemid 34691865)
25. T. Sherwood, S. Sair, and B. Calder, "Phase tracking and prediction," in Proceedings of the 30th Annual International Symposium on Computer Architecture, June 2003, pp. 336-347.
26. N. A. Freeman, "Soonergy: A pluggable, cycle-accurate computer architecture simulator," Master's thesis, School of Electrical and Computer Engineering, The University of Oklahoma, Norman, May 2011.
27. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically characterizing large scale program behavior," in Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, October 2002, pp. 45-57. (Pubitemid 44892222)