Leveraging workload diversity through OS scheduling to maximize performance on single-ISA heterogeneous multicore systems

Journal of Parallel and Distributed Computing

Volumn 71, Issue 1, 2011, Pages 114-131

  Saez, Juan Carlos ^a   Shelepov, Daniel ^b   Fedorova, Alexandra ^c   Prieto, Manuel ^a  

^a UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^b MICROSOFT   (United States)

^c SIMON FRASER UNIVERSITY   (Canada)

Author keywords

Asymmetric single ISA processors; Heterogeneous multicore; OS scheduling; Workload characterization

Indexed keywords

SCHEDULING; SCHEDULING ALGORITHMS;

ARCHITECTURAL PROPERTIES; ARCHITECTURAL SIGNATURES; HETEROGENEOUS MULTI-CORE SYSTEMS; HETEROGENEOUS MULTICORE; INSTRUCTION SET ARCHITECTURE; PERFORMANCE CHARACTERISTICS; SINGLE-ISA HETEROGENEOUS MULTICORE PROCESSORS; WORKLOAD CHARACTERIZATION;

COMPUTER ARCHITECTURE;

EID: 80054967516     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2010.08.020     Document Type: Article

References (33)

1. M. Annavaram, E. Grochowski, J. Shen, Mitigating Amdahl's law through EPI throttling, in: ISCA'05.
2. E. Argollo, A. Falcón, P. Faraboschi, M. Monchiero, D. Ortega, COTSon: infrastructure for full-system simulation, SIGOPS Oper. Syst. Rev. 43 (1) (2009) 52-61.
3. S. Balakrishnan, R. Rajwar, M. Upton, K. Lai, The impact of performance asymmetry in emerging multicore architectures, SIGARCH Comput. Archit. News 33 (2) (2005) 506-517.
4. M. Becchi, P. Crowley, Dynamic thread assignment on heterogeneous multiprocessor architectures, in: Proc. of ACM Computing Frontiers'06.
5. E. Berg, E. Hagersten, StatCache: a probabilistic approach to efficient and accurate data locality analysis, in: ISPASS'04.
6. B.M. Cantrill, M.W. Shapiro, A.H. Leventhal, Dynamic instrumentation of production systems, in: USENIX ATEC'04.
7. D. Chandra, F. Guo, S. Kim, Y. Solihin, Predicting inter-thread cache contention on a chip multi-processor architecture, in: HPCA'05.
8. G. Dhiman, T.S. Rosing, Dynamic voltage frequency scaling for multi-tasking systems using online learning, in: ISLPED'07: Proceedings of the 2007 International Symposium on Low Power Electronics and Design, pp. 207-212.
9. V.W. Freeh, D.K. Lowenthal, F. Pan, N. Kappiah, R. Springer, B.L. Rountree, Analyzing the energy-time trade-off in high-performance computing applications, IEEE TPDS. 18 (6) (2007) 835-848.
10. M. Gillespie, Preparing for the second stage of multi-core hardware: asymmetric (Heterogeneous) cores, Intel White Paper, 2008.
11. M.D. Hill, M.R. Marty, Amdahl's law in the multicore era, IEEE Computer 41 (7) (2008) 33-38.
12. M.D. Hill, A.J. Smith, Evaluating associativity in CPU caches, IEEE TC 38 (12) (1989) 1612-1630.
13. K. Hoste, L. Eeckhout, Microarchitecture-independent workload characterization, IEEE Micro 27 (3) (2007) 63-72.
14. M.C. Huang, J. Renau, J. Torrellas, Positional adaptation of processors: application to energy reduction, in: ISCA'03.
15. C. Isci, A. Buyuktosunoglu, C.Y. Cher, P. Bose, M. Martonosi, An analysis of efficient multi-core global power management policies: maximizing performance for a given power budget, in: MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 347-358.
16. V. Kazempour, A. Fedorova, P. Alagheband, Performance implications of cache affinity on multicore processors, in: Euro-Par'08.
17. D. Koufaty, D. Reddy, S. Hahn, Bias scheduling in heterogeneous multi-core architectures, in: Proc. of Eurosys'10.
18. R. Kumar, K.I. Farkas, N.P. Jouppi, P. Ranganathan, D.M. Tullsen, Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction, in: MICRO 36.
19. R. Kumar, D.M. Tullsen, P. Ranganathan, N.P. Jouppi, K.I. Farkas, Single-ISA Heterogeneous Multi-core Architectures for Multithreaded Workload Performance, in: ISCA'04.
20. T. Li, D. Baumberger, D.A. Koufaty, S. Hahn, Efficient operating system scheduling for performance-asymmetric multi-core architectures, in: ICS'07.
21. C.K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V.J. Reddi, K. Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, in: PLDI'05.
22. J.C. Mogul, J. Mudigonda, N. Binkert, P. Ranganathan, V. Talwar, Using asymmetric single-ISA CMPs to save energy on operating systems, IEEE Micro 28 (3) (2008) 26-41.
23. R. van der Pas, The OMPlab on sun systems, in: Proc. of IWOMP'05.
24. J.P. Perez, P. Bellens, R.M. Badia, J. Labarta, CellSs: making it easier to program the cell broadband engine processor, IBM J. Res. Dev. 51 (2007) 593-604.
25. J.C. Saez, A. Fedorova, M. Prieto, H. Vegas, Operating system support for mitigating software scalability bottlenecks on asymmetric multicore processors, in: Proc. of ACM Computing Frontiers'10.
26. J.C. Saez, M. Prieto, A. Fedorova, S. Blagodourov, A comprehensive scheduler for asymmetric multicore systems, in: Proc. of ACM Eurosys'10.
27. D. Shelepov, A. Fedorova, Scheduling on heterogeneous multicore processors using architectural signatures, in: Workshop on the Interaction between Operating Systems and Computer Architecture.
28. D. Shelepov, J. Saez Alcaide, S. Jeffery, A. Fedorova, N. Perez, Z. Huang, S. Blagodurov, V. Kumar, HASS: a scheduler for heterogeneous multicore systems, SIGOPS Oper. Syst. Rev. 43 (2009) 66-75.
29. A.J. Smith, A comparative study of set associative memory mapping algorithms and their use for cache and main memory, IEEE Trans. Softw. Eng. 4 (2) (1978) 121-130.
30. D.K. Tam, R. Azimi, L.B. Soares, M. Stumm, RapidMRC: approximating L2 miss rate curves on commodity systems for online optimizations, in: ASPLOS'09, pp. 121-132.
31. R. Teodorescu, J. Torrellas, Variation-aware application scheduling and power management for chip multiprocessors, in: ISCA'08.
32. R. Vuduc, A. Chandramowlishwaran, J. Choi, M.E. Guney, A. Shringarpure, On the limits of gpu acceleration, in: Second USENIX Workshop on Hot Topics in Parallelism.
33. S. Zhuravlev, S. Blagodurov, A. Fedorova, Addressing cache contention in multicore processors via scheduling, in: ASPLOS'10.