Phase-based tuning for better utilization of performance-asymmetric multicore processors

Proceedings - International Symposium on Code Generation and Optimization, CGO 2011

Volumn , Issue , 2011, Pages 11-20

  Sondag, Tyler ^a   Rajan, Hridesh ^a  

^a Iowa State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODE SECTIONS; ERROR PRONES; LINUX SCHEDULERS; MULTI-CORE PROCESSOR; MULTI-CORES; RESOURCE AVAILABILITY; SINGLE CHIPS; SOFTWARE DEVELOPMENT;

COMPUTER OPERATING SYSTEMS; NETWORK COMPONENTS; OPTIMIZATION; PROGRAM PROCESSORS; SOFTWARE DESIGN;

MULTICORE PROGRAMMING;

EID: 79957488287     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2011.5764670     Document Type: Conference Paper

References (39)

1. M. Gillespie, "Preparing for the second stage of multi-core hardware: Asymmetric cores," Tech. Report - Intel, 2008.
2. R. Kumar, D. M. Tullsen, N. P. Jouppi, and P. Ranganathan, "Heterogeneous chip multiprocessors," Computer, 2005.
3. T. Li et al., "Efficient operating system scheduling for performance-asymmetric multi-core architectures," in SC, 2007.
4. J. C. Mogul et al., "Using asymmetric single-ISA CMPs to save energy on operating systems," IEEE Micro, 2008.
5. R. Kumar et al., "Single-ISA heterogeneous multi-core architectures for multithreaded workload performance," in ISCA, 2004, p. 64.
6. -, "Core architecture optimization for heterogeneous chip multiprocessors," in PACT, 2006.
7. A. L. Lastovetsky and J. J. Dongarra, High Performance Heterogeneous Computing. John Wiley & Sons, Inc., 2009.
8. C. Boneti et al., "A dynamic scheduler for balancing hpc applications," in SC '08, 2008.
9. P. Nagpurkar, C. Krintz, M. Hind, P. F. Sweeney, and V. T. Rajan, "Online phase detection algorithms," in CGO, 2006.
10. X. Shen, Y. Zhong, and C. Ding, "Locality phase prediction," in ASPLOS-XI, 2004.
11. T. Sherwood et al., "Automatically characterizing large scale program behavior," in ASPLOS-X, 2002.
12. F. E. Allen, "Control flow analysis," in Symposium on Compiler optimization, 1970, pp. 1-19.
13. J. Lau, E. Perelman, and B. Calder, "Selecting software phase markers with code structure analysis," in CGO, 2006.
14. M. C. Huang et al., "Positional adaptation of processors: application to energy reduction," Comp. Arch. News, 2003.
15. T. Sondag and H. Rajan, "Phase-based tuning for better utilized multi-cores," Iowa State University, Department of Computer Science, Tech. Rep., August 2010.
16. S. S. Muchnick, Advanced Compiler Design & Implementation, D. E. Penrose, Ed. Academic Press, 1997.
17. K. Beyls and E. H. D'Hollander, "Reuse distance as a metric for cache behavior," in IASTED, 2001.
18. J. B. MacQueen, "Some methods for classification and analysis of multivariate observations," in 5th Berkeley Symposium on Mathematical Statistics and Probability, 1967.
19. D. Tam, R. Azimi, and M. Stumm, "Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors," Operating Systems Review, 2007.
20. M. Becchi and P. Crowley, "Dynamic thread assignment on heterogeneous multiprocessor architectures," in CF, 2006.
21. A. Srivastava and A. Eustace, "Atom: a system for building customized program analysis tools," in PLDI '94, 1994.
22. J. Dongarra et al., "Experiences and lessons learned with a portable interface to hardware performance counters," in PADTAD Workshop, 2003.
23. W. Mathur and J. Cook, "Towards accurate performance evaluation using hardware counters," in WSMR, 2003.
24. S. Eranian, "permon2: a flexible performance monitoring interface for linux," in Ottawa Linux Symposium (OLS), 2006.
25. M. A. Bender, S. Chakrabarti, and S. Muthukrishnan, "Flow and stretch metrics for scheduling continuous job streams," in Annual symposium on Discrete algorithms, 1998.
26. T. Sondag and H. Rajan, "Phase-guided thread-to-core assignment for improved utilization of performance- asymmetric multi-core processors," in IWMSE, May 2009.
27. T. Sondag, V. Krishnamurthy, and H. Rajan, "Predictive thread-to-core assignment on a heterogeneous multi-core processor," in PLOS, Oct. 2007.
28. D. Shelepov et al., "Hass: a scheduler for heterogeneous multicore systems," SIGOPS Oper. Syst. Rev., vol. 43, no. 2, pp. 66-75, 2009.
29. D. Koufaty, D. Reddy, and S. Hahn, "Bias scheduling in heterogeneous multi-core architectures," in EuroSys, 2010.
30. J. Mars and R. Hundt, "Scenario based optimization: A framework for statically enabling online optimizations," in CGO, 2009.
31. C. Dubach, T. M. Jones, E. V. Bonilla, and M. F. O'Boyle, "A predictive model for dynamic microarchitectural adaptivity control," 2010.
32. E. Duesterwald et al., "Characterizing and predicting program behavior and its variability," in PACT, 2003.
33. R. Balasubramonian et al., "Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures," in MICRO, 2000.
34. S. Hu, "Efficient adaptation of multiple microprocessor resources for energy reduction using dynamic optimization," Ph.D. dissertation, The Univ. of Texas-Austin, 2005.
35. N. Peleg and B. Mendelson, "Detecting change in program behavior for adaptive optimization," in PACT, 2007.
36. F. Vandeputte, L. Eeckhout, and K. D. Bosschere, "Exploiting program phase behavior for energy reduction on multi-configuration processors," J. Sys. Archit., 2007.
37. G. Fursin et al., "A practical method for quickly evaluating program optimizations," in HiPEAC 2005, 2005.
38. V.J. Jiménez et al., "Predictive runtime code scheduling for heterogeneous architectures," in HiPEAC '09, 2009.
39. E. Grochowski et al., "Best of both latency and throughput," in ICCD '04, Oct. 2004, pp. 236-243.