Age based scheduling for asymmetric multiprocessors

Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, SC '09

Volumn , Issue , 2009, Pages

  Lakshminarayana, Nagesh B ^a   Lee, Jaekyu ^a   Kim, Hyesoon ^a  

^a Georgia Institute of Technology   (United States)

Author keywords

Age based scheduling; Asymmetric multiprocessors; Thread scheduling

Indexed keywords

AGE BASED SCHEDULING; AGE-BASED; APPLICATION THREADS; EXECUTION TIME; MULTI PROCESSOR SCHEDULING; MULTI-THREADED APPLICATION; POWER EFFICIENCY; PROCESSOR PERFORMANCE; SCHEDULING POLICIES; THREAD SCHEDULING;

BENCHMARKING; ENERGY EFFICIENCY; MULTIPROCESSING SYSTEMS;

SCHEDULING ALGORITHMS;

EID: 74049134932     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1654059.1654085     Document Type: Conference Paper

References (23)

1. Intel xeon processor. http://www.intel.com/support/processors/xeon/.
2. Linux kernel CPUfreq subsystem. http://www.kernel.org/pub/linux/utils/ kernel/cpufreq/cpufreq.html.
3. O(1) Scheduler. http://joshaas.net/linux/.
4. Enhanced Intel SpeedStep Technology for the Intel Pentium M Processor-White Paper, March 2004.
5. M. Annavaram, E. Grochowski, and J. Shen. Mitigating Amdahl's Law through EPI Throttling. In ISCA-32, 2005.
6. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai. The Impact of Performance Asymmetry in Emerging Multicore Architectures. In ISCA-32, 2005.
7. M. Becchi and P. Crowley. Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures. In Proceedings of the 3rd conference on Computing Frontiers, 2006.
8. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical Report TR-811-08, Princeton University, 2008.
9. D. P. Bovet and M. Cesati. Understanding the Linux Kernel, Third Edition. O'Reilly, 2005.
10. Q. Cai, J. Gonzalez, R. Rakvic, G. Magklis, P. Chaparro, and A. Gonzalez. Meeting points: Using thread criticality to adapt multicore hardware to parallel regions. In PACT '08, New York, NY, USA, 2008. ACM.
11. J. W. Demmel, J. R. Gilbert, and X. S. Li. An Asynchronous Parallel Supernodal Algorithm for Sparse Gaussian Elimination. SIAM J. Matrix Analysis and Applications, 20(4):915-952, 1999.
12. A. J. Dorta, C. Rodriguez, F. D. Sande, and A. Gonzalez-Ecsribano. The OpenMP Source Code Repository: an Infrastructure to Contribute to the Development of OpenMP.
13. A. Fedorova, D. Vengerov, and D. Doucette. Operating System Scheduling On Heterogeneous Core Systems. Technical report, Sun Microsystem, 2007.
14. R. Grant and A. Afsahi. Power-Performance Efficiency of Asymmetric Multiprocessors for Multi-threaded Scientific Applications. In IPDPS, 2006.
15. Intel Corporation. Intel VTune Performance Analyzers. http://www.intel.com/vtune/.
16. R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi, and K. I. Farkas. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In ISCA-31, 2004.
17. T. Li, D. Baumberger, D. A. Koufaty, and S. Hahn. Efficient Operating System Scheduling for Performance-Asymmetric Multi-Core Architecture. In SC 07, 2007.
18. R. Love. Linux Kernel Development, Second Edition. Novell Press, 2005.
19. M. K. McKusick and G. V. Neville-Neil. Thread Scheduling in FreeBSD 5.2. Queue, 2(7):58-64, 2004.
20. T. Y. Morad, U. C. Weiser, A. Kolodny, M. Valero, and E. Ayguade. Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors. Computer Architecture Letters, 5(1), 2006.
21. D. Shelepov and A. Fedorova. Scheduling on Heterogeneous Multicore Processors Using Architectural Signatures. In WIOSCA, 2008.
22. A. S. Tanenbaum and A. S. Woodhull. Operating Systems Design and Implementation, Third Edition. Prentice Hall, 2006.
23. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In ISCA-22.