FinFET-based power management for improved DPA resistance with low overhead

ACM Journal on Emerging Technologies in Computing Systems

Volumn 7, Issue 3, 2011, Pages

  Meng, Zhang ^a   Jha, Niraj K ^a  

^a Princeton University   (United States)

Author keywords

Back gate biasing; Differential power analysis; FinFET; Noise insertion; Power estimation; Side channel attacks

Indexed keywords

BACK-GATE BIASING; DIFFERENTIAL POWER ANALYSIS; FINFET; NOISE INSERTION; POWER ESTIMATIONS; SIDE CHANNEL ATTACK;

COMPUTER SIMULATION; CRYPTOGRAPHY; DATA PRIVACY; ENERGY UTILIZATION; INFORMATION MANAGEMENT; SMART CARDS;

INTEGRATED CIRCUITS;

EID: 80052017643     PISSN: 15504832     EISSN: 15504840     Source Type: Journal    
DOI: 10.1145/2000502.2000503     Document Type: Article

References (29)

1. ALIOTO, M., POLI, M., AND ROCCHI, S. 2007. A general model of DPA attacks to precharged busses in symmetric-key cryptographic algorithms. In Proceedings of the European Conference on Circuit Theory and Design. 368-371.
2. ASONOV, D. AND AGRAWAL, R. 2004. Keyboard acoustic emanations. In Proceedings of the IEEE Symposium on Security and Privacy. 3-11.
3. BUCCI, M., LUZZI, R., GUGLIELMO, M., AND TRIFILETTI, A. 2005. A countermeasure against differential power analysis based on random delay insertion. In Proceedings of the IEEE International Symposium on Circuits and Systems. 3547-3550.
4. FAUST, S., RABIN, T., REYZIN, L., TROMER, E., AND VAIKUNTANATHAN, V. 2010. Protecting circuits from leakage: The computationally-bounded and noisy cases. In Proceedings of Eurocrypt. To appear.
5. FIPS. 2001. Federal Information Processing Standards Publication (AES).
6. GOUBIN, L. AND PATARIN, J. 1999. DES and differential power analysis (the duplication method). In Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems. 158-172.
7. HASAN, M. A. 2001. Power analysis attacks and algorithmic approaches to their countermeasures for Koblitz curve cryptosystems. IEEE Trans. Comput. 50, 1071-1083. (Pubitemid 33048370)
8. HWANG, D. D., TIRI, K., HODJAT, A., LAI, B.-C., S. YANG, P. S., AND VERBAUWHEDE, I. 2006. AES-based security coprocessor IC in 0.18 μm CMOS with resistance to differential power analysis side-channel attacks. IEEE J. Solid-State Circ. 41, 252-263.
9. KOCHER, P. 1996. Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems. In Proceedings of the International Cryptology Conference Vol. 1109. 104-113. (Pubitemid 126106234)
10. KOCHER, P., JAFFE, J., AND JUN, B. 1999. Differential power analysis. In Proceedings of the International Cryptology Conference. 388-397.
11. LEE, C.-Y. AND JHA, N. K. 2009. FinFET-based dynamic power management of on-chip interconnection networks through adaptive back-gate biasing. In Proceedings of the International Conference on Computer Design.
12. LIU, P.-C., CHANG, H.-C., AND LEE, C.-Y. 2010. A low overhead DPA countermeasure circuit based on ring oscillators. IEEE Trans. Circ. Syst. 57, 546-550.
13. MURESAN, R. AND GREGORI, S. 2008. Protection circuit against differential power analysis attacks for smart cards. IEEE Trans. Comput. 57, 1540-1549.
14. MESSERGES, T. S., DABBISH, E. A., AND SLOAN, R. H. 1999. Investigations of power analysis attacks on smartcards. In Proceedings of the USENIX Workshop on Electronic Commerce. 151-161.
15. MESSERGES, T. S., DABBISH, E. A., AND SLOAN, R. H. 2002. Examining smart-card security under the threat of power analysis attacks. IEEE Trans. Comput. 51, 541-552. (Pubitemid 34550462)
16. MUTTREJA, A., AGARWAL, N., AND JHA, N. K. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the International Conference on Computer Design. 560-567.
17. OERLEMANS, R. V. M. 2004. Digital True Random Number Generator Circuit. US Patent Application No. US2002/015 6819 AI, Oct. 2002.
18. OSVIK, D. A., SHAMIR, A., AND TROMER, E. 2006. Cache attacks and countermeasures: The case of AES. In Proceedings of the RSA Conference on Cryptographers Track. 1-20. (Pubitemid 43971699)
19. RATANPAL, G. B., WILLIAMS, R. D., AND BLALOCK, T. N. 2004. An on-chip signal suppression countermeasure to power analysis attacks. IEEE Trans. Depend. Secure Comput. 1, 179-189.
20. SOI Group, University of Florida 2010. UFDG MOSFET Model Users Guide v-3.71 ed. SOI Group, University of Florida.
21. SWAHN, B. AND HASSOUN, S. 2006. Gate sizing: FinFET vs. 32nm bulk MOSFETs. In Proceedings of the Design Automation Conference. 528-531. (Pubitemid 47113954)
22. Synopsys Inc. 2004. Power Compiler User Guide Manual. Release v-2004.06 ed. Synopsys Inc.
23. TIRI, K. AND VERBAUWHEDE, I. 2004. Charge recycling sense amplifier based logic: Securing low power security ICs against DPA. In Proceedings of the European Solid-State Circuits Conference. 179-182. (Pubitemid 40566396)
24. TIRI, K., AKMAL, M., AND VERBAUWHEDE, I. 2002. A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards. In Proceedings of the European Solid-State Circuits Conference. 403-406.
25. TOPRAK, Z. AND LEBLEBICI, Y. 2005. Low-power current mode logic for improved DPA-resistance in embedded systems. In Proceedings of the IEEE International Symposium on Circuits and Systems. 1059-1062.
26. TSCHANZ, J. W., KAO, J. T., NARENDRA, S. G., NAIR, R., ANTONIADIS, D. A., CHANDRAKASAN, A. P., AND DE, V. 2002. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE J. Solid-State Circ. 37, 1396-1402. (Pubitemid 35432159)
27. VAN ECK, W. 1985. Electromagnetic radiation from video display units: An eavesdropping risk? Comput. Secur. 4, 269-286.
28. YANG, S., WOLF, W., VIJAYKRISHNAN, N., SERPANOS, D. N., AND XIE, Y. 2005. Power attack resistant cryptosystem design: A dynamic voltage and frequency switching approach. In Proceedings of the IEEE International Symposium on Circuits and Systems. 64-69. (Pubitemid 44172206)
29. ZHUANG, X., ZHANG, T., AND PANDE, S. 2004. Hide: An infrastructure for efficiently protecting information leakage on the address bus. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 72-84.