AES-based security coprocessor IC in 0.18-μm CMOS with resistance to differential power analysis side-channel attacks

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 4, 2006, Pages 781-790

  Hwang, David D ^a,b,i   Tiri, Kris ^a,c   Hodjat, Alireza ^a,d   Lai, Bo Cheng ^a,e   Yang, Shenglin ^a,e   Schaumont, Patrick ^a,f,h   Verbauwhede, Ingrid ^a,e,g  

^a IEEE   (United States)

^b KeyEye Communications   (United States)

^c INTEL CORPORATION   (United States)

^d BROADCOM CORPORATION   (United States)

^e UNIVERSITY OF CALIFORNIA   (United States)

^f Virginia Polytechnic Institute and State University   (United States)

^g UNIVERSITY OF LEUVEN   (Belgium)

^h VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

ⁱ Broadcom Corporation ^*  (United States)

Author keywords

Advanced Encryption Standard (AES); Biometrics; Cryptography; Differential power analysis; Security; Side channel attacks

Indexed keywords

ADVANCED ENCRYPTION STANDARD (AES); BIOMETRICS; DIFFERENTIAL POWER ANALYSIS; DIGITAL CMOS GATES; SECURITY;

CMOS INTEGRATED CIRCUITS; CRYPTOGRAPHY; ELECTRIC RESISTANCE; GATES (TRANSISTOR); SECURITY OF DATA;

MICROPROCESSOR CHIPS;

EID: 33645675518     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.870913     Document Type: Conference Paper

References (14)

1. M. Renaudin, F. Bouesse, P. Proust, J. Tuai, L. Sourgen, and F. Germain, "High security smart-cards," in Proc. Design Automation and Test in Europe Conf. (DATE), Feb. 2004, pp. 228-233.
2. P. Kocher, R. Lee, G. McGraw, A. Raghunathan, and S. Ravi, "Security as a new dimension in embedded system design," in Proc. Design Automation Conf. (DAC), Jun. 2004, pp. 753-760.
3. P. Kocher, J. Jaffe, and B. Jun, "Differential power analysis," in Proc. Advances in Cryptology (CRYPTO), Aug. 1999, LNCS 1666, pp. 388-397.
4. A. Lenstra and E. Verheul, "Selecting cryptographic key sizes," in Int. Workshop on Practice, and Theory in PublicKey Cryptogmphy (PKC), 2000, LNCS 1751, pp. 446-465.
5. K. Tiri, D. Hwang, A. Hodjat, B. Lai, S. Yang, P. Schaumont, and I. Verbauwhede, "AES-based cryptographic and biometric security coprocessor IC in 0.18-μm CMOS resistant to side-channel power analysis attacks," in Symp. VLSI Circuits Dig., Jun. 2005, pp. 216-219.
6. National Institute of Standards and Technology, Advanced Encryption Standard. [Online], Available: http://csrc.nist.gov/publica-tions/fips/fip 197/fips-197.pdf 2001
7. E. Oswald, S. Mangard, and N. Pramstaller, "Secure and efficient masking of AES-a mission impossible?," IACR Cryptology ePrint, 2004.
8. K. Tiri and I. Verbauwhede, "A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation," in Proc. Design Automation and Test in Europe Conf. (DATE), Feb. 2004, pp. 246-251.
9. International Technology Roadmap for Semiconductors (ITRS), Interconnect. [Online], Available: http://public.itrs.net/Files/2003ITRS/Interconnect2003.pdf 2003
10. K. Tiri and I. Verbauwhede, "Place and route for secure standard cell design," in Proc. IFIP Smart Card Research and Advanced Application Conf. (CARDIS), Aug. 2004, pp. 143-158.
11. S. Morioka and A. Satoh, "A 10-Gbps full-AES design with a twisted BDD S-box architecture," IEEE Trans. Veiy Large Scale Integr. (VLSI) Syst., vol. 12, no. 7, pp. 686-691, Jul. 2004.
12. J. Fournier, S. Moore, H. Li, R. Mullins, and G. Taylor, "Security evaluation of asynchronous circuits," in Proc. Workshop on Cryptographic Hardware and Embedded Systems (CHES), Sep. 2003, LNCS 2779, pp. 137-151.
13. S. Mangard, T. Popp, and B. Gammel, "Side-channel leakage of masked CMOS gates," in Proc. RSA Conf. 2005 Cryptographers' Track (CT-RSA), Feb. 2005, LNCS 3376, pp. 351-365.
14. S. Mangard, N. Pramstaller, and E. Oswald, "Successfully attacking masked AES hardware implementations," in Proc. Workshop on Cryptographic Hardware and Embedded Systems (CHES), Aug. 2005, LNCS 3659, pp. 157-171.