A low overhead DPA countermeasure circuit based on ring oscillators

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 57, Issue 7, 2010, Pages 546-550

  Liu, Po Chun ^a   Chang, Hsie Chia ^a   Lee, Chen Yi ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Advanced encryption standard (AES); differential power analysis (DPA); hiding; masking; ring oscillator; S box

Indexed keywords

DATA PRIVACY; OSCILLATORS (ELECTRONIC); SPEECH INTELLIGIBILITY; TABLE LOOKUP; TIMING CIRCUITS;

ADVANCED ENCRYPTION STANDARD; DIFFERENTIAL POWER ANALYSIS; HIDING; RING OSCILLATOR; S-BOX;

SIDE CHANNEL ATTACK;

EID: 77954817369     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2010.2048400     Document Type: Article

References (14)

1. P. Kocher, "Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems," in Proc. 16th Annu. Int. Cryptology Conf. Adv. Cryptology, 1996, pp. 104-113.
2. P. Kocher, J. Jaffe, and B. Jun, "Differential power analysis," in Proc. 19th Annu. Int. Cryptology Conf. Adv. Cryptology, 1999, pp. 388-397.
3. Federal Information Processing Standards Publication 197-Advanced Encryption Standard, Nat. Inst. Standards Technol., Gaithersburg, MD, Nov. 2001.
4. K. Tiri and I. Verbauwhede, "A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation," in Proc. Des., Autom. Test Eur. Conf. Exhib., Feb. 2004, vol.1, pp. 246-251.
5. M.-L. Akkar and C. Giraud, "An implementation of DES and AES, secure against some attacks," in Proc. CHES, 2001, pp. 309-318.
6. E. Trichina, D. D. Seta, and L. Germani, "Simplified adaptive multiplicative masking for AES," in Proc. CHES, 2002, pp. 71-85.
7. E. Oswald, S. Mangard, N. Pramstaller, and V. Rijmen, "A side-channel analysis resistant description of the AES S-box," in Proc. 12th Int. Workshop FSE, 2005, pp. 413-423.
8. S. Mangard, E. Oswald, and T. Popp, Power Analysis Attacks: Revealing the Secrets of Smart Cards. New York: Springer Science+Business Media, LLC, 2007.
9. N. Pramstaller, E. Oswald, S. Mangard, F. K. Gürkaynak, and S. Häne, "A masked AES ASIC implementation," in Proc. Austrochip, 2004, pp. 77-82.
10. D. Hwang, K. Tiri, A. Hodjat, B.-C. Lai, S. Yang, P. Schaumont, and I. Verbauwhede, "AES-based security coprocessor IC in 0.18-μm CMOS with resistance to differential power analysis side-channel attacks," IEEE J. Solid-State Circuits, vol.41, no.4, pp. 781-792, Apr. 2006.
11. A. U. Danis and B. Ors, "Differential power analysis attack considering decoupling capacitance effect," in Proc. Eur. Conf. Circuit Theory Des., Aug. 2009, pp. 359-362.
12. D. Canright, "A very compact S-box for AES," in Proc. CHES, 2005, vol.3659, pp. 441-455.
13. A. Satoh, S. Morioka, K. Takano, and S. Munetoh, "A compact Rijndael hardware architecture with S-box optimization," in Proc. Adv. Cryptography-ASIACRYPT, 2001, vol.2248, pp. 239-254.
14. P.-C. Liu, H.-C. Chang, and C.-Y. Lee, "A 1.69 Gb/s area-efficient AES crypto core with compact on-the-fly key expansion unit," in Proc. ESSCIRC, Sep. 2009, pp. 404-407.