Power attack resistant cryptosystem design: A dynamic voltage and frequency switching approach

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn 2005, Issue , 2005, Pages 64-69

  Yang, Shengqi ^a   Wolf, Wayne ^a   Vijaykrishnan, N ^b   Serpanos, D N ^c   Xie, Yuan ^b  

^a Princeton University   (United States)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

^c UNIVERSITY OF PATRAS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC VOLTAGE AND FREQUENCY SWITCHING (DVFS); INFER PROGRAM BEHAVIOR; LEAKING INFORMATION; POWER ATTACK RESISTANT;

ALGORITHMS; ARCHITECTURAL DESIGN; COMPUTER AIDED DESIGN; COMPUTER SYSTEMS; ELECTRIC POWER SYSTEMS; ENERGY UTILIZATION; ENTROPY; PROGRAM PROCESSORS; SECURITY SYSTEMS; SWITCHING THEORY;

CRYPTOGRAPHY;

EID: 33646941898     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.241     Document Type: Conference Paper

References (25)

1. P. Kocher, J. Jaffe, and B. Jun, "Differential Power Analysis," in Proc. 19th Intl. Advances in Cryptology Conference-CRYPTO'99, Aug. 1999, pp. 388-397.
2. P. Kocher, R. Lee, G. McGraw, A. Raghunathan, and S. Ravi, "Security as A New Dimension in Embedded System Design," in Proc. Design Automation Conf., June 2004. pp. 753-760.
3. B. Schneier, Applied Cryptography, Protocols, Algorithms, and Source Code in C, 2nd ed. New York. NY: John Wiley, 1996.
4. S. Ravi, A. Raghunathan, and S. Chakradhar, "Embedding Security in Wireless Embedded Systems," in Proc. Int. Conf. VLSI Design, Jan. 2003, pp. 269-270.
5. O. KOmmerling and M. G. Kuhn. "Design Princeples for Tamperresistant Smartcard Processors." in Proc. USENIX Workshop on Smartcard Technology. May 1999, pp. 1-12.
6. J. J. Q. adn D. Samyde, "Side-channel Cryptanalysis," in Proc. SECI, Sept. 2002, pp. 179-184.
7. P. Kocher, "Timing Attacks on Implementations of Diffe-Hellman, RSA, DSS and Other Systems." in Proc. 16th Intl. Advances in Cryptology Conference-CRYPTO'96, Aug. 1996, pp. 104-113.
8. J. J. Quisquater and D. Samyde, "ElectroMagnetic Analysis (EMA): Measures and Counter-measures for Smart Cards," in Proc. 19th Intl. Advances in Cryptology Conference-CRYPTO'99.
9. D. Boneh, R. DeMillo, and R. Lipton, "On the Importance of Eliminating Errors in Cryptographic Computations," J. Cryptology, vol. 14, no. 2. pp. 101-119, May 2001.
10. L. Benini, et al., "Energy-Aware Design Techniques for Differenctial Power Analysis Protection," in Proc. Design Automation Conf., June 2003, pp. 36-41.
11. S. Moore, R. Anderson, P. Cunningham, R. Mullins, and G. Taylor, "Improving Smart Card Security Using Self-timed Circuits," in Proc. Int. Symp. Asynchronous Circuits and Systems. Apr. 2002, pp. 211-218.
12. K. Tiri and I. Verbauwhede, "Securing encryption algorithms against DPA at the logic level: next generation smart card technology." in Cryptographic Hardware and Embedded Systems, International Workshop, CHES'03, ser. Lecture Notes in Computer Science, vol. 2779. Springer-Verlag, Aug. 2003, pp. 125-136.
13. H. Saputra, et al., "Maksing the Engergy Behavior of DES Encryption," in Proc. Design & Test Europe Conf., Mar. 2003, pp. 84-89.
14. L. Benini, A. Galati, A. Macii, E. Macii, and M. Poncino, "Energy-Efficient Data Scrambling on Memory-Processor Interface," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 2003, pp. 26-29.
15. L. Goubin and J. Patarin, "DES and Differential Power Analysis -the Duplication Method," in Cryptographic Hardware and Embedded Systems, First International Workshop, CHES'99, ser. Lecture Notes in Computer Science, vol. 1717. Springer-Verlag, Aug. 1999, pp. 158-172.
16. U. D. of Commerce/National Institute of Standards and Technology, Data Encryption Standard (DES), fips pub 46-3 ed. Federal Information Processing Standards Publication, Oct. 1999.
17. J. Coron, "Resistance Against Differential Power Analysis for Elliptic Curve Cryptosystems," in Cryptographic Hardware and Embedded Systems, 3rd International Workshop, CHES'01, ser. Lecture Notes in Computer Science, vol. 1717. Springer-Verlag, May 1999, pp. 292-302.
18. K. J. Nowka, et al., "A 32-bit PowerPC System-on-a-Chip with Support for Dynamic Voltage Scaling and Dynaic Frequency Scaling," IEEE Jour. Solid-State Circuit, vol. 37, no. 11, pp. 1441-1447, 2002.
19. B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, "Theoretical and Practical Limits of Dynamic Voltage Scaling," in Proc. Design Automation Conf., June 2004, pp. 868-873.
20. K. Choi, R. Soma, and M. Pedram, "Off-Chip Latency-Driven Dynamic Voltage and Frequency Scaling for an MPEG Decoding," in Proc. Design Automation Conf., June 2004. pp. 544-549.
21. S. Ghiasi, J. Casmira, and D. Grunwald, "Using IPC Variation in Workload with Externally Specified Rates to Reduce Power Consumption," in Workshop on Complexity Effective Design (Held in conjunction with ISCA), June 2000.
22. "Transmeta crusoe," [Online]. Available: http://www.transmeta. com
23. "Intel xscale." [Online]. Available: http://www.intel.com/ design/intelxscale
24. "Ibm powerpc." [Online]. Available: http://www.chips.ibm.com/ products/powerpc
25. N. Vijaykrishnan, M. Kandemir, M. J. Irwin, H. S. Kim, and W. Ye, "Energy-Driven Integrated Hardware-Software Optimizations Using SimplePower," in Computer Architecture, 2000. Proceedings of the 27th international Symposium on. June 2000. pp. 95-106.