Dual Material Gate-Graded Channel-Gate Stack (DMG-GC-Stack) surrounding gate MOSFET: Analytical threshold voltage (VTH) and subthreshold swing (S) models

International Conference on Multimedia Computing and Systems -Proceedings

Volumn , Issue , 2011, Pages

  Aouaj, Abdellah ^a   Bouziane, Ahmed ^a   Nouacry, Ahmed ^a  

^a SULTAN MOULAY SLIMANE UNIVERSITY   (Morocco)

Author keywords

Dual material gate; Gate stack; Graded channel; Short channel effects; Surrounding gate MOSFET

Indexed keywords

DUAL MATERIAL GATE; GATE STACKS; GRADED CHANNELS; SHORT-CHANNEL EFFECT; SURROUNDING GATE MOSFETS;

LOGIC GATES; MATHEMATICAL MODELS; NANOTECHNOLOGY; THRESHOLD VOLTAGE;

MOSFET DEVICES;

EID: 79961235774     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICMCS.2011.5945711     Document Type: Conference Paper

References (11)

1. SH Oh D. Monroe and J. M. Hergenrother, "Analytical description of short channel effects in fully depleted double gate and cylindrical, surrounding gate MOSFETs" IEEE Electron Device Letter, vol. 21, no 9, 2000, pp 445-447
2. J. T. Park and J. P. Colinge, "Multiple-gate SOI MOSFETs: device design guidelines" IEEE Trans. Electron Devices, vol. 49, no 12, 2002, pp 2222-2229
3. A. Aouaj, A. Bouziane and A. Nouaçry, "Analytical 2D modeling for potential distribution and threshold voltage of short channel fully depleted cylindrical/surrounding gate MOSFET", Int. Journal of Electronics, vol. 92, no 8, 2005, pp 437-443
4. M. J. Kumar, Ali A. Orouji and H. Dhakad, "New Dual-Material SG Nanoscal MOSFET: Analytical Threshold-Voltage Model" IEEE Trans. Electron Devices, vol. 53, no 4, 2006, pp 920-923
5. H. Kaur, S. Kabra, S. Bindra, S. Haldar and R.S. Gupta, "Impact of graded channel depleted cylindrical/surrounding gate MOSFET (FD CGT/SGT) for improved short channel immunity and hot carrier reliability", Solid State Electronics, vol. 51, 2007, pp 398-404
6. E. Gnani, S. Reggiani. M. Rudan and G. Baccarani, "Effects of High-k (HfO2) Gate Dielectrics in Double Gate and Cylindrical Nanowire FETs Scaled to the Ultimate Technology Nodes", IEEE Trans. On Technology, vol. 6, no 1, 2007, pp 90-96
7. X. Zhou and W. Long, "A novel hetero-material gate (HMG) MOSFET for deep-submicron ULSI technology", IEEE Trans. Electron Devices, vol. 45, no 12, 1998, pp 2546-2548
8. A. Chaudhry and M. J. Kumar, "Investigation of the Novel Attributes of a Fully Depleted Dual-Material Gate SOI MOSFET", IEEE Trans. Electron Devices, vol. 51, no 9, 2004, pp 1463-1467
9. H. Kaur, S. Kabra, S. Haldar and R.S. Gupta, "An analytical threshold voltage for graded channel asymmetric gate stack (GCSYMGAS) surrounding gate MOSFET", Solid State Electronics, vol. 52, 2008, pp 305-311
10. F. Djeffal, M. Meguellati and A. Benhaya, "A two-dimensional analytical analysis of subthreshold behavior to study the scaling capability of nanoscale graded channel gate stack DG MOSFETs", Physica E, vol. 41, 2009, 1872-1877
11. Z. C. Li, R. Zhang and Y. Jiang, "Analytical Modeling and simulation of Dual-Material Surrounding Gate Metal-Oxide-Semiconductor Field Transistors with Single Halo Doping", JJAP, vol. 48 (2009), pp 1-5