Energy and reliability oriented mapping for regular networks-on-chip

NOCS 2011: The 5th ACM/IEEE International Symposium on Networks-on-Chip

Volumn , Issue , 2011, Pages 121-128

  Ababei, Cristinel ^a   Kia, Hamed Sajjadi ^a   Yadav, Om Prakash ^a   Hu, Jingcao ^b  

^a North Dakota State University   (United States)

^b Tabula Inc   (United States)

Author keywords

energy; mapping; regular Network on Chip; reliability

Indexed keywords

APPLICATION MAPPING; BRANCH AND BOUNDS; ENERGY; MONTE CARLO ALGORITHMS; NETWORK ON CHIP; NETWORKS ON CHIPS; SIMULATION RESULT;

ALGORITHMS; ENERGY UTILIZATION; MAPPING; SERVERS; VLSI CIRCUITS;

RELIABILITY;

EID: 79960337164     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1999946.1999966     Document Type: Conference Paper

References (50)

1. W.J. Dally and B.P. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann, 2004.
2. G. De Micheli and L. Benini, Networks on Chip, Morgan Kaufmann, 2006.
3. J.D. Owens, W.J. Dally, R. Ho, D.N. Jayasimha, S.W. Keckler, and L.-S. Peh, "Research challenges for on-chip interconnection networks," IEEE Micro, 2007.
4. J. von Neumann, "Probabilistic logic and the synthesis of reliable organizms from unreliable components," Automata Studies, C.E. Shannon and J. McCarthy Eds., Princeton Univ. Press, 1956.
5. E. Moore and C.E. Shannon, "Reliable circuits using less reliable relays," Journal of the Franklin Institute, 1956.
6. J.P.G. Sterbenz, D. Hutchison, E. Cetinkaya, A. Jabbar, J.P. Rohrer, M. Scholler, and P. Smith, "Resilience and survivability in communication networks: strategies, principles, and survey of disciplines," Computer Networks, 2010.
7. S. Feng, S. Gupta, A. Ansari, and S. Mahlke, "Shoestring: probabilistic soft error reliability on the cheap," ASPLOS, 2010.
8. Y. Li, Y.M. Kim, E. Mintarno, D.S. Gardner, and S. Mitra, "Overcoming early-life failure and aging for robust systems," IEEE D&T of Computers, 2009.
9. M. Choudhury, V. Chandra, K. Mohanram, and R. Aitken, "TIMBER: time borrowing and error relaying for online timing error resilience," ACM/IEEE DATE, 2010.
10. C. Hernandez, F. Silla, and J. Duato, "A methodology for the characterization of process variation in NoC links," ACM/IEEE DATE, 2010.
11. A. Ejlali, B.M. Al-Hashimi, P. Rosinger, and S.G. Miremadi, "Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip network," ACM/IEEE DATE, 2007.
12. H. Zimmer and A. Jantsch, "A fault model notation and error-control scheme for switch-to-switch buses in a Network-on-Chip," ISSS/CODES, 2003.
13. S.R. Sridhara and N.R. Shanbhag, "Coding for system-on-chip networks: a unified framework," IEEE TVLSI, 2005.
14. S. Murali, T. Theocharides, N. Vijaykrishan, M.J. Irwin, L. Benini, and G. De Micheli, "Analysis of error recovery schemes for Networks on Chips," IEEE D&T of Computers, 2005.
15. D. Bertozzi, L. Benini, and G. De Micheli, "Error control schemes for on-chip communication links: the energy-reliability trade-off," IEEE TCAD, 2005.
16. R. Singhal, G. Choi, and R. Mahapatra, "Information theoretic approach to address delay and reliability in long on-chip interconnects," ACM/IEEE ICCAD, 2006.
17. T. Lehtonen, D. Wolpert, P. Liljeberg, J. Plosila, and P. Ampadu, "Self-adaptive system for addressing permanent errors in on-chip interconnects," IEEE TVLSI, 2010.
18. M. Pirretti, G.M. Link, R.R. Brooks, N. Vijaykrishnan, M.T. Kandemir, M.J. Irwin "Fault tolerant algorithms for Network-On-Chip interconnect," IEEE ISVLSI, 2004.
19. S. Manolache, P. Eles, Z. Peng, "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC," ACM/IEEE DAC, 2005.
20. S. Murali, D. Atienza, L. Benini, G. De Micheli, "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip," ACM/IEEE DATE, 2006.
21. A. Patooghy and S.G. Miremadi, "Complement routing: a methodology to design reliable routing algorithm for network on chips," Microprocessors and Microsystems, 2010.
22. O. Ozturk, M.T. Kandemir, M.J. Irwin, S.H.K. Narayanan, "Compiler directed network-on-chip reliability enhancement for chip multiprocessors," ACM LCTES, 2010.
23. A.D. Choudhury, G. Palermo, C. Silvano, and V. Zaccaria, "Yield enhancement by robust application-specific mapping on Network-on-Chips," NocArc, 2009.
24. L. Zhang, Y. Yu, J. Dong, Y. Han, S. Ren, and X. Li, "Performance- asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors," ACM/IEEE DATE, 2010.
25. M. Mondal, X. Wu, A. Aziz, and Y. Massoud, "Reliability analysis for on-chip networks under RC interconnect delay variation," Int. Conf. Nano-Networks and Workshops, 2006.
26. A. Dalirsani, M. Hosseinabady, and Z. Navabi, "An analytical model for reliability evaluation of NoC architectures," IEEE IOLTS, 2007.
27. T. Lehtonen, P. Liljeberg, and J. Plosila, "Fault tolerance analysis of NoC architectures," IEEE ISCAS, 2007.
28. J. Kim, D. Park, C. Nicopoulos, N. Vijaykrishnan, and C.R. Das, "Design and analysis of an NoC architecture from performance, reliability and energy perspective," ACM ANCS, 2005.
29. D. Park, C.A. Nicopoulos, J. Kim, N. Vijaykrishnan, and C.R. Das, "Exploring fault-tolerant Network-on-Chip architectures," IEEE/IFIP DSN, 2006.
30. F. Worm, P. Thiran, G. de Micheli, and P. Ienne, "Self-calibrating Networks-On-Chip," IEEE ISCAS, 2005.
31. S. Shamshiri and K.-T. Cheng, "Yield and cost analysis of a reliable NoC," IEEE VLSI Test Symp., 2009.
32. H. Elmiligi, A.A. Morgan, M.W. El-Kharashi, and F. Gebali, "A reliability-aware design methodology for Networks-on-Chip applications," IEEE Int. Conf. on Design and Technology of Integrated Systems in Nanoscale Era, 2009.
33. A. Patooghy, S.G. Miremadi, and M. Fazeli, "A low-overhead and reliable switch architecture for Network-on-Chips," Integration, the VLSI Journal, 2010.
34. D. Fick, A. DeOrio, J. Hu, V. Bertacco, D. Blaauw, and D. Sylvester, "Vicis: a reliable network for unreliable silicon," ACM/IEEE DAC, 2009.
35. M. Valinataj, S. Mohammadi, and S. Safari, "Reliability assessment of networks-on-chip based on analytical models," Journal of Zhejiang University SCIENCE A, 2009.
36. Ilya B. Gertsbakh and Yoseph Shpungin, Models of Network Reliability: Analysis, Combinatorics, and Monte Carlo, CRC Press, 2009.
37. R. Marculescu, U.Y. Ogras, L.-S. Peh, N.E. Jerger, and Y. Hoskote, "Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives," IEEE TCAD, 2009.
38. T.T. Ye, L. Benini, and G. De Micheli, "Analysis of power consumption on switch fabrics in network routers," ACM/IEEE DAC, 2002.
39. Sabih H. Gerez, Algorithms for VLSI Design Automation, Wiley, 1998.
40. J. Hu and R. Marculescu, "Energy- and performance-aware mapping for regular NoC architectures," IEEE TCAD, 2005.
41. I. Gertsbakh and Y. Shpungin, "Combinatorial approaches to Monte Carlo estimation of network lifetime distribution," Applied Stochastic Models in Business and Industry, vol. 20, no. 1, pp. 49-57, 2004.
42. Reliable-NoC tool, 2010, http://venus.ece.ndsu.nodak.edu/~cris/software. html
43. E.B. van der Tol and E.G.T. Jaspers, "Mapping of MPEG-4 decoding on a flexible architecture platform," SPIE Media Processors, 2002.
44. MCNC Benchmarks, http://vlsicad.eecs.umich.edu/BK/MCNCbench
45. Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, "A 5-GHz mesh interconnect for a teraflops processor," IEEE Micro, 2007.
46. D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester, and D. Blaauw, "A highly resilient routing algorithm for fault-tolerant NoCs" ACM/IEEE DATE, 2009.
47. ISE Design Suite, Xilinx, 2010, http://www.xilinx.com/tools/webpack.htm
48. J. Wu, "A fault-tolerant and deadlock-free routing protocol in 2D meshes based on odd-even turn model," IEEE Trans. on Computers, 2003.
49. R. Holsmark, M. Palesi, and S. Kumar, "Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions," Journal of Systems Architecture - Embedded Systems Design, 2008.
50. C. Seiculescu, S. Murali, L. Benini, G. De Micheli, "A method to remove deadlocks in Networks-on-Chips with wormhole flow control," ACM/IEEE DATE, 2010.