Reliability assessment of networks-on-chip based on analytical models

Journal of Zhejiang University: Science A

Volumn 10, Issue 12, 2009, Pages 1801-1814

  Valinataj, Mojtaba ^a   Mohammadi, Siamak ^a   Safari, Saeed ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

Networks on chip (NoCs); Permanent fault; Reliability assessment; Routing algorithm; Traffic model

Indexed keywords

NETWORKS ON CHIPS; PERMANENT FAULTS; RELIABILITY ASSESSMENT; RELIABILITY ASSESSMENTS; TRAFFIC MODEL;

BIOLOGICAL MATERIALS; COMPUTER SIMULATION; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; MODELS; QUALITY ASSURANCE; ROUTING ALGORITHMS;

RELIABILITY ANALYSIS;

EID: 75649099328     PISSN: 1673565X     EISSN: 18621775     Source Type: Journal    
DOI: 10.1631/jzus.A0820853     Document Type: Article

References (17)

1. Abachi, H., Walker, A.J., 1997. Reliability Analysis of Tree, Torus and Hypercube Message Passing Architectures. Proc. 29th Southeastern Symp. on System Theory, p.44-48. [doi:10.1109/SSST.1997.581576]
2. C. Chang P. Mohapatra 1998 An efficient method for approximating submesh reliability of two-dimensional meshes IEEE Trans. Parall. Distr. Syst. 9 11 1115 1124 10.1109/71.735958
3. Dalirsani, A., Hosseinabady, M., Navabi, Z., 2007. An Analytical Model for Reliability Evaluation of NoC Architectures. Proc. 13th IEEE Int. On-line Testing Symp., p.49-56. [doi:10.1109/IOLTS.2007.13]
4. Dally, W.J., Seitz, C.L., 1986. The Torus Routing Chip. Technical Report, No. 5208:TR:86, Computer Science Department, California Institute of Technology, Pasadena, California, USA, p.1-19.
5. Dally, W.J., Towles, B., 2001. Route Packets, Not Wires:On-chip Interconnection Networks. Proc. ACM/IEEE Design Automation Conf., p.684-689. [doi:10.1145/378239.379048]
6. Dumitras, T., Marculescu, R., 2003. On-chip Stochastic Communication. Proc. Design, Automation and Test in Europe, p.790-795. [doi:10.1109/DATE.2003. 1253703]
7. Fazino, F., Palesi, M., Patti, D., 2008. Noxim: Network-on-Chip Simulator. Available from http://sourceforge.net/projects/noxim [Accessed on Sept. 2008].
8. C.J. Glass L.M. Ni 1994 The turn model for adaptive routing J. ACM 41 5 874 902 10.1145/185675.185682
9. Greenfield, D., Banerjee, A., Lee, J.G., Moore, S., 2007. Implications of Rent's Rule for NoC Design and Its Fault-tolerance. Proc. 1st Int. Symp. on Networks-on-Chip, p.283-294. [doi:10.1109/NOCS.2007.26]
10. J. Kim C.R. Das W. Lin T. Feng 1989 Reliability evaluation of hypercube multicomputers IEEE Trans. Rel. 38 1 121 129 10.1109/24.24585
11. Kim, J., Nicopoulos, C., Park, D., Narayanan, V., Yousif, M.S., Das, C.R., 2006. A Gracefully Degrading and Energy-efficient Modular Router Architecture for On-chip Networks. Proc. 33rd Int. Symp. on Computer Architecture, p.4-15. [doi:10.1109/ISCA.2006.6]
12. Koren, I., Krishna, C.M., 2007. Fault Tolerant Systems. Morgan Kaufmann Publishers, San Francisco, CA, p.11-15. [doi:10.1016/B978-012088525-1/50005-5]
13. Lehtonen, T., Liljeberg, P., Plosila, J., 2007. Fault Tolerance Analysis of NoC Architectures. IEEE Int. Symp. on Circuits and Systems, p.361-364. [doi:10.1109/ISCAS.2007.378464]
14. P. Mohapatra C.R. Das 1995 On dependability evaluation of mesh connected processors IEEE Trans. Comput. 44 9 1073 1084 1053.68516 10.1109/12.464386
15. Mondal, M., Wu, X., Aziz, A., Massoud, Y., 2006. Reliability Analysis for On-chip Networks under RC Interconnect Delay Variation. First Int. Conf. on Nano-networks and Workshops, p.1-5. [doi:10.1109/NANONET.2006.346238]
16. Schonwald, T., Zimmermann, J., Bringmann, O., Rosenstiel, W., 2007. Fully Adaptive Fault-tolerant Routing Algorithm for Network-on-Chip Architectures. Proc. 10th Euromicro Conf. on Digital System Design Architectures, Methods and Tools, p.527-534. [doi:10.1109/DSD.2007.4341518]
17. Wang, G., Chen, J., Wang, G., Chen, S., 2003. Probability Model for Faults in Large-scale Multicomputer Systems. Proc. 12th Asian Test Symp., p.452-457. [doi:10.1109/ATS.2003.1250855]