METE: Meeting end-to-end QoS in multicores through system-wide resource management

Performance Evaluation Review

Volumn 39, Issue 1 SPEC. ISSUE, 2011, Pages 13-24

  Sharifi, Akbar ^a   Srikantaiah, Shekhar ^a   Mishra, Asit K ^a   Kandemir, Mahmut ^a   Das, Chita R ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

Control theory; End to end QoS; Resource management

Indexed keywords

COMPUTATION THEORY; CONTROL THEORY; NATURAL RESOURCES MANAGEMENT; RESOURCE ALLOCATION;

END-TO-END QOS; FUTURE MULTI-CORES; MULTI-CORES; ON CHIPS; PERFORMANCE; PERFORMANCE TARGETS; RESOURCE MANAGEMENT; SHARED RESOURCES; SYSTEM LEVELS; WIDE SPREADS;

QUALITY OF SERVICE;

EID: 79960191063     PISSN: 01635999     EISSN: None     Source Type: Journal    
DOI: 10.1145/2007116.2007119     Document Type: Conference Paper

References (40)

1. C. McNairy and R. Bhatia, "Montecito: A dual-core, dual-thread itanium processor, " IEEE Micro, vol. 25, 2005.
2. A. M. D. Inc, "AMD ATHLON processor technical brief, " Publication, no. 22054, 2000.
3. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-way multithreaded SPARC processor, " IEEE Micro. 2005.
4. J. A. Kahle, et al, "Introduction to the CELL multiprocessor, " IBM J. Res. Dev., vol. 49, 2005.
5. D. Chandra, et al, "Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture, " in HPCA, 2005.
6. J. Chang and G. S. Sohi, "Cooperative Cache Partitioning for Chip Multiprocessors, " in ICS, 2007.
7. L. R. Hsu, et al, "Communist, Utilitarian, and Capitalist Cache Policies on CMPs: Caches as a Shared Resource, " in PACT, 2006.
8. S. Kim, D. Chandra, and Y. Solihin, "Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture, " in PACT, 2004.
9. B.-J. Ko, et al, "Scalable Service Differentiation in a Shared Storage Cache, " in ICDCS, 2003.
10. G. E. Suh, L. Rudolph, and S. Devadas, "Dynamic Partitioning of Shared Cache Memory, " J. Supercomput., vol.28, 2004.
11. M. Hammoud, S. Cho, and R. Melhem, "Dynamic Cache Clustering for Chip Multiprocessors, " in SC, 2009.
12. E. Ipek, O. Mutlu, J. F. Martínez, and R. Caruana, "Self-optimizing memory controllers: A reinforcement learning approach, " in ISCA, 2008.
13. C. J. Lee, et al, "Prefetch-aware dram controllers, " in MICRO, 2008.
14. O. Mutlu and T. Moscibroda, "Stall-time fair memory access scheduling for chip multiprocessors, " in MICRO, 2007.
15. O. Mutlu and T. Moscibroda, "Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems, " in ISCA, 2008.
16. K. J. Nesbit, et al, "Fair queuing memory systems, " in MICRO, 2006.
17. R. Bitirgen, E. Ipek, and J. F. Martinez, "Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach, " in MICRO, 2008.
18. S. Srikantaiah and M. Kandemir, "SRP: Symbiotic resource partitioning of the memory hierarchy in CMPs." in HiPEAC, 2010.
19. S. Srikantaiah, M. Kandemir, and Q. Wang, "Sharp control: controlled shared cache management in chip multiprocessors, " in MICRO, 2009.
20. Y. Wang, et al, "Temperature-constrained power control for chip multiprocessors with online model estimation, " in ISCA, 2009.
21. N. S. Nise, Control Systems Engineering, 1992.
22. V. Bobal, et al, Digital Self Tuning Controllers. Springer, 2005.
23. V. Aslot, et al, "SPECOMP: A new benchmark suite for measuring parallel computer performance, " IWOAT'01, 2001.
24. N. Rafique, W.-T. Lim, and M. Thottethodi, "Architectural Support for Operating System-Driven CMP Cache Management, " in PACT, 2006.
25. K. J. Nesbit, et al, "Fair Queuing Memory Systems, " in MICRO, 2006.
26. N. Rafique, W.-T. Lim, and M. Thottethodi, "Effective management of dram bandwidth in multicore processors, " in PACT, 2007.
27. J. L. Hellerstein, et al, Feedback Control of Computing Systems. John Wiley & Sons, 2004.
28. K. J. Astrom and B. Wittenmark, Adaptive Control. Addison-Wesley Longman Publishing Co., Inc., 1994.
29. "http://www.spec.org/jbb2000/.".
30. P. S. Magnusson, et al, "SIMICS: A full system simulation platform, " Computer, vol. 35, no. 2, pp. 50-58, 2002.
31. A. Herdrich, et al, "Rate-based QoS Techniques for Cache/Memory in CMP Platforms, " in SC, 2009.
32. R. Iyer, et al, "QoS Policies and Architecture for Cache/Memory in CMP Platforms, " SIGMETRICS Perform. Eval. Rev., 2007.
33. R. Iyer, "CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms, " in ICS, 2004.
34. F. Guo, et al, "From chaos to QoS: case studies in CMP resource management, " SIGARCH Comput. Archit. News, 2007.
35. X. Wang and M. Chen, "Cluster-level feedback power control for performance optimization, " in HPCA, 2008.
36. C. Karamanolis, M. Karlsson, and X. Zhu, "Designing controllable computer systems, " in HotOS, 2005.
37. T. F. Abdelzaher, et al, "Feedback performance control in software services, " IEEE Control Systems Magazine, 2003.
38. R. Zhang, et al, "Controlware: A middleware architecture for feedback control of software, " in ICDCS, 2002.
39. Q. Wu, et al, "Formal control techniques for power-performance management, " IEEE Micro, 2005.
40. P. Padala, et al, "Automated control of multiple virtualized resources, " in ECCS, 2009.