Formal control techniques for power-performance management

IEEE Micro

Volumn 25, Issue 5, 2005, Pages 52-62

  Wu, Qiang ^a   Juang, Philo ^a   Martonosi, Margaret ^a,b   Peh, Li Shiuan ^a   Clark, Douglas W ^a  

^a PRINCETON UNIVERSITY   (United States)

^b Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL SYSTEM SYNTHESIS; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; NONLINEAR CONTROL SYSTEMS; THREE TERM CONTROL SYSTEMS;

DYNAMIC VOLTAGE AND FREQUENCY SCALING (DVFS); FORMAL CONTROL TECHNIQUES; MULTIPLE CLOCK DOMAIN PROCESSORS;

PROGRAM PROCESSORS;

EID: 28244458007     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2005.87     Document Type: Article

References (17)

1. P. Juang et al., "Coordinated, Distributed, Formal Energy Management of Chip Multiprocessors," Proc. Symp. Low-Power Electronics and Design (ISPLED 05), IEEE Press, 2005, pp. 127-131.
2. Q. Wu et al., "Formal Online Methods for Voltage/Frequency Control in Multiple Clock Domain Microprocessors," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 04), ACM Press, 2004, pp. 248-259.
3. Q. Wu et al., "Voltage and Frequency Control with Adaptive Reaction Time in Multiple-Clock-Domain Processors," Int'l Symp. High-Performance Computer Architecture (ISCA 05), IEEE CS Press, 2005, pp. 178-189.
4. R.V. Hogg and A.T. Craig, Introduction to Mathematical Statistics, 5th ed., Prentice Hall, 1995.
5. B.C. Kuo, Automatic Control Systems, 7th ed., Prentice Hall, 1995.
6. K.J. Astrom and B. Wittenmark, Adaptive Control, Addison-Wesley, 1995.
7. D. Burger and T.M. Austin, "The SimpleScalar Tool Set, Version 2.0," Computer Architecture News, June 1997, pp. 13-25.
8. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimization," Proc. Int'l Symp. Computer Architecture (ISCA 00), IEEE CS Press, 2000, pp. 83-94.
9. G. Semeraro et al., "Energy Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling," Proc. Int'l Symp. High-Performance Computer Architecture (HPCA 02), IEEE CS Press, 2002, pp. 29-40.
10. G. Magklis et al., "Profile-Based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor," Proc. Int'l Conf. Computer Architecture (ISCA 03), IEEE CS Press, 2003, pp. 14-25.
11. G. Semeraro et al., "Dynamic Frequency and Voltage Control for a Multiple Clock Domain Microarchitecture," Proc. Int'l Symp. Microarchitecture (Micro-35), IEEE CS Press, 2002, pp. 356-367.
12. E. Talpes and D. Marculescu, "A Critical Analysis of Application-Adaptive Multiple Clock Processors," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED), ACM Press, 2003, pp. 278-281.
13. P. Juang et al., "Hardware-Modulated Parallelism in Chip Multiprocessors," tech. report, Princeton Univ., Dept. Electrical Eng., 2005.
14. A. Muttreja et al., "Automated Energy/Performance Macromodeling of Embedded Software," Proc. 40th Design Automation Conf. (DAC 04), IEEE CS Press, 2004, pp. 99-102.
15. A. Muttreja et al., "Hybrid Simulation for Embedded Software Energy Estimation," Proc. 42nd Design Automation Conf. (DAC 05), ACM Press, 2005, pp. 23-26.
16. G. Contreras et al., "XTREM: A Power Simulator for the Intel Xscale Core," Proc. Conf. Languages, Compilers, and Tools, ACM Press, 2004, pp. 115-125.
17. H.-S. Wang et al., "Orion: A Power-Performance Simulator for Interconnection Networks," Proc. Int'l Symp. Microarchitecture (Micro-35), IEEE CS Press, 2002. pp. 294-305.