Flow-based partitioning and position constraints in VLSI placement

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2011, Pages 607-612

  Struzyna, Markus ^a  

^a UNIVERSITY OF BONN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

GLOBAL VIEW; PARTITIONING-BASED PLACEMENT; POLYNOMIAL-TIME; RUNTIMES; VLSI PLACEMENT;

BENCHMARKING; POLYNOMIAL APPROXIMATION;

DESIGN;

EID: 79957568451     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (28)

1. Agnihotri, A.R., and Madden, P.H., Fast Analytic Placement using Minimum Cost Flow. Proc. of the ASPDAC (2007), 128-134.
2. Agnihotri, A.R., Ono, S., and Madden, P.H., Recursive bisection placement: feng shui 5.0 implementation details. Proc. of the ISPD (2005), 230-232. (Pubitemid 41816872)
3. Bednar, T.R., Buffet, P.H., Darden, R.J., Gould, S.W. and Zuchowski, P.S., Issues and Strategies for the physical design of system-on-chip ASICs. IBM Journal of Research and Developement 46 (6) (2002), 661-673. (Pubitemid 41322495)
4. Brenner, U., A faster polynomial algorithm for the unbalanced Hitchcock transportation problem. Operations Research Letters 36(4) (2008), 408-413.
5. Brenner, U., Struzyna, M., and Vygen, J., BonnPlace: Placement of leading-edge chips by advanced combinatorial algorithms. IEEE TCAD 27 (2008), 1607-1620.
6. Brenner, U., and Vygen J., Legalizing a placement with minimum total movement. IEEE TCAD 23 (2004), 1597-1613.
7. Gusfield, D., Martel, C. and Fernandez-Baca, C., Fast algorithms for bipartite network flow. SIAM Journal on Computing 16 (2) (1987) 237-251. (Pubitemid 17571396)
8. Chan, T.F., Cong, J., Shinnerl, J.R., Sze, K., and Xie, M., mPL6: enhanced multilevel mixed-size placement. Proc. of the ISPD (2006), 212-214. (Pubitemid 44063427)
9. Chen, T.C., Jiang, Z.W., Hsu, T.C, Chen, H.C. and Chang, Y.W., NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE TCAD 27 (7) (2008), 1228-1240.
10. Hu, J., Shin, Y., Dhanwada, N.R. and Marculescu, R., Architecting voltage islands in core-based system-on-a-chip designs. International Symposium on Low Power Electronics and Design (2004), 180-185. (Pubitemid 40454706)
11. Hu, B., Zeng, Y., and Marek-Sadowska, M., mFAR: fixed-points-addition- based VLSI placement algorithm. In Proc. of the ISPD (2005), 239-241. (Pubitemid 41816875)
12. Khatkhate, A., Li, C., Agnihotri, A. R., Yildiz, M. C., Ono, S., Koh, C., and Madden, P. H., Recursive bisection based mixed block placement. Proc. of the ISPD (2004), 84-89.
13. Kahng, A.B and Wang, Q., A faster implementation of APlace. In Proc. of the ISPD (2006), 218-220. (Pubitemid 44059921)
14. Nam, G.J. and Villarubia, P.G. [2009] Placement: Introduction/Problem Formulation. in Handbook of Algorithms for Physical Design Automation (2009), 277-287.
15. Nam, G.-J., Alpert, C.J., Villarubbia, P., Winter, B. and Yildiz, M., The ISPD 2005 Placement Contest and Benchmark Suite. http://www.sigda.org/ispd2005/ contest.htm
16. Nam, G.-J.: The ISPD 2006 Placement Contest and Benchmark Suite. http://www.sigda.org/ispd2006/contest.html
17. Nam, G.-J., Reda, S. Alpert, C.J., Villarrubia, P.G. and Kahng, A.B., A fast hierarchical quadratic placement algorithm. IEEE TCAD 25(4) (2006) 678-691.
18. Ossler, P.J., Placement Driven Synthesis Case Studies on Two Sets of Two chips: Hierarchical and Flat. Proc. of the ISPD(2004), 190-196.
19. Roy, J.A., Papa, D.A., Adya, S.N., Chan, H.H., Ng, A.N., Lu, J.F., and Markov, I.L., Capo: robust and scalable open-source min-cut floorplacer. Proc. of the ISPD (2005). 224-226. (Pubitemid 41816870)
20. Si2- Silicon Intgration Initiative, The Chip Hierarchical Design System Technical Data Standard. Silicon Intgration Initiative (2009), http://www.si2.org .
21. Spindler, P., Schlichtmann, U. and Johannes F.M., Kraftwerk2 - A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model. IEEE TCAD 27(8) (2008): 1398-1411.
22. Struzyna, M., Flow-based Partitioning and Fast Global Placement in Chip Design, PhD thesis, University of Bonn (2010).
23. http://userweb.cs.utexas.edu/users/cart/trips/index.html
24. Viswanathan, N.,Pan, M. and Chu, C.C-N., FastPlace 3.0: A Fast Multilevel Quadratic Placement Algorithm with Placement Congestion Control. Proc. of the ASPDAC, (2007), 135-140.
25. Viswanathan, N., Nam, G., Alpert, C. J., Villarrubia, P., Ren, H., and Chu, C., "RQL: global placement via relaxed quadratic spreading and linearization". Proc. of the DAC (2007), 453-458. (Pubitemid 47130009)
26. Vorwerk, K., Kennings, A., and Vannelli, A., Engineering details of a stable force-directed placer. In Proc. of the ICCAD (2004), 573-580. (Pubitemid 40449290)
27. Vygen, J.: Algorithms for large-scale flat placement. Proc. of the DAC (1997), 746-751.
28. Xiong, J., Wong, Y.-C., Sarto, E. and He, L., Constraint driven I/O planning and placement for chip-package co-design. In Proc. of APSDAC (2006), 207-212. (Pubitemid 44375928)