Characterization and dynamic mitigation of intra-application cache interference

ISPASS 2011 - IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2011, Pages 2-11

  Wu, Carole Jean ^a   Martonosi, Margaret ^a  

^a PRINCETON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION DATA; CURRENT SYSTEM; DEEP MEMORY; DYNAMIC MANAGEMENT; HARDWARE AND SOFTWARE; HARDWARE PERFORMANCE COUNTERS; INTERFERENCE FACTOR; MEMORY PERFORMANCE; OPERATING SYSTEMS; PAGE TABLE; PREFETCHES; PREFETCHING; RESEARCH PROBLEMS;

CHARACTERIZATION;

HARDWARE;

EID: 79957470794     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2011.5762710     Document Type: Conference Paper

References (26)

1. A. Agarwal, J. Hennessy, and M. Horowitz. Cache performance of operating system and multiprogramming workloads. ACM Transactions on Computer Systems, 1988.
2. T. Barr, A. Cox, and S. Rixner. Translation caching: Skip, don't walk (the page table). In Proceedings of the 37th International Symposium on Computer Architecture, 2010.
3. R. Bhargava, B. Serebrin, F. Spadini, and S. Manne. Accelerating two- dimensional page walks for virtualized systems. In Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems, 2008.
4. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multi-processor architecture. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture, 2005.
5. I. Hur and C. Lin. Memory prefetching using adaptive stream detection. In Proceedings of the 39th International Symposium on Microarchitecture, 2006.
6. S. Iacobovici, L. Spracklen, S. Kadambi, Y. Chou, and S. G. Abraham. Effective stream-based and execution-based data prefetching. In Proceedings of the 18th International Conference on Supercomputing, 2004.
7. Intel 64 and IA32 Architecture Software Developer's Manuals. http://www.intel.com/products/processor/manuals/.
8. B. Jacob and T. Mudge. A look at several memory management units, TLB-refill mechanisms, and page table organizations. In Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems, 1998.
9. A. Jaleel, W. Hasenplaugh, M. Qureshi, J. Sebot, S. Steely, Jr., and S. Emer. Adaptive insertion policies for managing shared caches. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, 2008.
10. N. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings of the 17th International Symposium on Computer Architecture, 1990.
11. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, 2004.
12. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's GEMS simulator toolset. SIGARCH Computer Architecture News, 2005.
13. K. Nesbit, A. Dhodapkar, and S. Smith. AC/DC: an adaptive data cache prefetcher. In Proceedings of the 13th International Conference on Parallel Architecture and Compilation Techniques, 2004.
14. K. Nesbit, J. Laudon, and J. Smith. Virtual private caches. In Proceedings of the 33rd International Symposium on Computer Architecture, 2007.
15. J. Peir, S. Lai, S. Lu, S. Stark, and K. Lai. Bloom filtering cache misses for accurate data speculation and prefetching. In Proceedings of the 16th international Conference on Supercomputing, 2002.
16. Perfmon2: Hardware-based Performance Monitoring interface for Linux. http://perfmon2.sourceforge.net/.
17. M. K. Qureshi, A. Jaleel, Y. N. Part, S. C. Steely, and J. Emer. Adaptive insertion policies for high performance caching. In Proceedings of the 34th International Symposium on Computer Architecture, 2007.
18. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Proceedings of the 39th International Symposium on Microarchirecture, 2006.
19. Simics Simulation Platform. http://www.virtutech.com/.
20. SPEC Benchmark Suite. http://www.spec.org/cpu2006/.
21. S. Srikantaiah, M. Kandemir, and M. J. Irwin. Adaptive set pinning: managing shared caches in chip multiprocessors. In Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems, 2008.
22. S. Srinath, O. Mutlu, H. Kim, and Y. N. Patt. Feedback directed prefetching: Improving the performance and bandwidth-efficiency of hardware prefetchers. In Proceedings of the 13th International Symposium on High Performance Computer Architecture, 2007.
23. J. Torrellas, A. Gupta, and J. Hennessy. Characterizing the caching and synchronization performance of a multiprocessor operating system. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, 1992.
24. Y. Xie and G. Loh. PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches. In Proceedings of the 35th International Symposium on Computer Architecture, 2009.
25. L. Zhao, R. Iyer, R. Illikkral, J. Moses, S. Makineni, and D. Newell. CacheScouts: Fine-grain monitoring of shared caches in CMP platforms. In Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, 2007.
26. X. Zhuang and H. Lee. Reducing cache pollution via dynamic data prefetch filtering. IEEE Transactiont on Computers, 2007.