Accelerating two-dimensional page walks for virtualized systems

Operating Systems Review (ACM)

Volumn 42, Issue 2, 2008, Pages 26-35

  Bhargava, Ravi ^a   Serebrin, Benjamin ^a   Spadini, Francesco ^a   Manne, Srilatha ^a  

^a ADVANCED MICRO DEVICES   (United States)

Author keywords

AMD; Hypervisor; Memory management; Nested paging; Page walk caching; TLB; Virtual machine monitor; Virtualization

Indexed keywords

CACHE MEMORY; HIERARCHICAL SYSTEMS; PROGRAM PROCESSORS; SERVERS;

HYPERVISOR; MEMORY MANAGEMENT; NESTED PAGING; PAGE WALK CACHING; VIRTUAL MACHINE MONITOR;

VIRTUAL STORAGE;

EID: 77957766305     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1353535.1346286     Document Type: Conference Paper

References (19)

1. A. Saulsbury et al. Recency based TLB preloading. In Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA), 2000.
2. K. Adams and O. Agesen. A comparison of software and hardware techniques for x86 virtualization. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2006.
3. AMD I/O Virtualization Technology (IOMMU) Specification, February 2007.
4. AMD Programmer's Manual, Volume 2, September 2007.
5. D. Chang et al. Microarchitecture of HAL's memory management unit. In COMPCON '95: Technologies for the Information Superhighway, Digest of Papers, pages 272-279, 1995.
6. E. Perelman et al. Using SimPoint for accurate and efficient simulation. In Proceedings of the International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), 2003.
7. G. Neiger et al. Intel virtualization technology: Hardware support for efficient processor virtualization. Intel Technology Journal, 10(3):167-782, 2006.
8. P. H. Gum. System/370 extended architecture: facilities for virtual machines. IBM Journal of Research and Development, Nov. 1983.
9. TLBs, paging structure caches, and their invalidation. Intel Application Note, 317080-001, April 2007.
10. B. L. Jacob and T. N. Mudge. A look at several memory management units, TLB refill mechanisms, and page table organizations. Proceedings of the 8th International Conference on Aichitectural Support for Programming Languages and Operating Systems (ASPLOS), 1998.
11. G. B. Kandiraju and A. Sivasubramaniam. Going the distance for TLB prefetching: An application-driven study. Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA), pages 195-206, 2002.
12. J. Liedtke. Address space sparsity and fine granularity. 6th ACM SIGOPS European Workshop: Matching Operating Systems to Application Needs, pages 78-8.1, 1994.
13. M. Talluri et al. A new page table for 64-bit address spaces. In Proceedings of the 15th ACM Symposium on Operating Systems Principles (SIGOPS), 1996.
14. G. J. Popek and R. P. Goldberg. Formal requirements for virtualizable third generation architectures. Commun. ACM, 17(7):412-421, 1974.
15. B. Sander. Processor optimizations for system-level performance. Presentation at Microprocessor Fall Forum, 2006.
16. J. Smith and R. Nair. Virtual Machines: Versatile Platforms for Systems and Processes. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2005.
17. Software Optimization Guide for AMD Family 10h Processors, September 2007.
18. V. Makhija et al. VMmark: A scalable benchmark for virtualized systems. Technical report, VMWare, 2006.
19. T-Y. Yeh. Low-power, high-performance architecture of the PWRficient processor family. Hot Chips 18, 2006.