Atomic coherence: Leveraging nanophotonics to build race-free cache coherence protocols

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2011, Pages 132-143

  Vantrease, Dana ^a   Lipasti, Mikko H ^a   Binkert, Nathan ^b  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

^b HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ATOMIC COHERENCE; CACHE COHERENCE PROTOCOLS; COHERENCE PROTOCOL; LOW LATENCY; MUTEXES; PERFORMANCE GAIN; PERFORMANCE PENALTIES;

COMPUTER ARCHITECTURE; NANOPHOTONICS; NETWORK ARCHITECTURE;

ATOMS;

EID: 79955923055     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2011.5749723     Document Type: Conference Paper

References (38)

1. J. Archibald and J.-L. Baer, "Cache coherence protocols: evaluation using a multiprocessor simulation model," ACM Trans. Comput. Syst., vol. 4, no. 4, pp. 273-298, 1986.
2. H.-m. D. Toong, S. O. Strommen, and E. R. Goodrich, II, "A general multi-microprocessor interconnection mechanism for non-numeric processing," in CAW '80. New York, NY, USA: ACM, 1980, pp. 115-123.
3. K. Lepak, "Exploring, defining, and exploiting recent store value locality," Ph.D. dissertation, University of Wisconsin - Madison, 2003.
4. D. Abts, Y. Chen, and D. J. Lilja, "Heuristics for complexity-effective verification of a cache coherence protocol implementation," Protocol Implementation, Laboratory for Advanced Research in Computing Technology and Compilers, Tech. Rep., 2003.
5. R. Joshi, L. Lamport, J. Matthews, S. d. Tasiran, M. Tuttle, and Y. Yu, "Checking cache-coherence protocols with TLA+," Form. Methods Syst. Des., vol. 22, no. 2, pp. 125-131, 2003.
6. D. Abts, S. Scott, and D. J. Lilja, "So many states, so little time: Verifying memory coherence in the Cray X1," in IPDPS '03, 2003.
7. "Intel Core2 Extreme Processor X6800 and Intel Core2 Duo Desktop Processor E6000 and E4000 Sequence," p. 37, 2008. [Online]. Available: http://www.intel.com/design/processor/specupdt/313279.htm
8. M. Zhang, A. R. Lebeck, and D. J. Sorin, "Fractal coherence: Scalably verifiable cache coherence," in MICRO 43, 2010.
9. E. Hagersten and M. Koster, "WildFire: A scalable path for SMPs," in HPCA '99, 1999.
10. A. Singhal, D. Broniarczyk, F. Cerauskis, J. Price, L. Yuan, C. Cheng, D. Doblar, S. Fosth, N. Agarwal, K. Harvey, E. Hagersten, and B. Liencres, "Gigaplane: A high performance bus for large SMPs," Hot Interconnects IV, pp. 41-42, 1996.
11. J. Laudon and D. Lenoski, "The SGI Origin: A ccNUMA highly scalable server," in ISCA '97, 1997, pp. 241-251.
12. M. M. K. Martin, M. D. Hill, and D. A. Wood, "Token coherence: decoupling performance and correctness," in ISCA '03, 2003, pp. 182-193.
13. J. R. Goodman, "Using cache memory to reduce processor-memory traffic," in ISCA '83, 1983, pp. 124-131.
14. K. Strauss, X. Shen, and J. Torrellas, "Uncorq: Unconstrained snoop request delivery in embedded-ring multiprocessors," in MICRO 40, 2007, pp. 327-342.
15. D. B. Gustavson, "The scalable coherent interface and related standards projects," IEEE Micro, vol. 12, no. 1, pp. 10-22, 1992.
16. A. Raghavan, C. Blundell, and M. M. K. Martin, "Token tenure: PATCHing token counting using directory-based cache coherence," in MICRO 41, 2008, pp. 47-58.
17. D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P. Jouppi, M. Fiorentino, A. Davis, N. Binkert, R. G. Beausoleil, and J. H. Ahn, "Corona: System implications of emerging nanophotonic technology," in ISCA '08, 2008, pp. 153-164.
18. L. Lamport, M. Sharma, M. Tuttle, and Y. Yu, "The wildfire challenge problem," 2001.
19. D. D. Corso and H. Kirrman, Microcomputer Buses and Links. Orlando, FL, USA: Academic Press, Inc., 1986.
20. M. R. Marty and M. D. Hill, "Virtual hierarchies to support server consolidation," in ISCA '07, 2007, pp. 46-56.
21. E. E. Bilir, R. M. Dickson, Y. Hu, M. Plakal, D. J. Sorin, M. D. Hill, and D. A. Wood, "Multicast snooping: a new coherence method using a multicast address network," in ISCA '99, 1999, pp. 294-304.
22. A. Kägi, D. Burger, and J. R. Goodman, "Efficient synchronization: let them eat QOLB," SIGARCH Computer Architure News, vol. 25, no. 2, pp. 170-180, 1997.
23. A. Moshovos, "RegionScout: Exploiting coarse grain sharing in snoop-based coherence," in ISCA '05, 2005, pp. 234-245.
24. J. Huh, J. Chang, D. Burger, and G. S. Sohi, "Coherence decoupling: making use of incoherence," in ASPLOS-XI, 2004, pp. 97-106.
25. A.-C. Lai and B. Falsafi, "Memory sharing predictor: the key to a speculative coherent DSM," in ISCA '99, 1999, pp. 172-183.
26. N. Eisley, L.-S. Peh, and L. Shang, "Leveraging on-chip networks for data cache migration in chip multiprocessors," in PACT '08, 2008, pp. 197-207.
27. L. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese, "Piranha: A scalable architecture based on single-chip multiprocessing," in ISCA-27, 2000, pp. 282-293.
28. H. Hum and J. Goodman, "Forward state for use in cache coherency in a multiprocessor system," Dec 2002, US Patent App. 10/325,069.
29. R. N. et al, "Large-scale photonic integrated circuits for long-haul transmission and switching," J. Opt. Netw., vol. 6, no. 2, pp. 102-111, 2007. [Online]. Available: http://jon.osa.org/abstract.cfm?URI=JON-6-2-102
30. A. Kovsh, I. Krestnikov, D. Livshits, S. Mikhrin, J. Weimert, and A. Zhukov, "Quantum dot laser with 75nm broad spectrum of emission," Optics letters, vol. 32, no. 7, pp. 793-795, 2007.
31. D. Vantrease, N. Binkert, R. Schreiber, and M. H. Lipasti, "Light speed arbitration and flow control for nanophotonic interconnects," in MICRO 42, 2009, pp. 304-315.
32. J. L. Carter and M. N. Wegman, "Universal classes of hash functions (extended abstract)," in STOC '77: Proceedings of the ninth annual ACM symposium on Theory of computing, 1977, pp. 106-112.
33. M. Cianchetti, J. Kerekes, and D. Albonesi, "Phastlane: a rapid transit optical routing network," in ISCA-36, 2009.
34. Y. Pan, J. Kim, and G. Memik, "Flexishare: Energy-efficient nanophotonic crossbar architecture through channel sharing," in HPCA-16, 2010.
35. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 programs: Characterization and methodological considerations," in ISCA, Jun 1995, pp. 24-36.
36. A. R. Alameldeen, M. M. K. Martin, C. J. Mauer, K. E. Moore, M. Xu, M. D. Hill, D. A. Wood, and D. J. Sorin, "Simulating a $2M commercial server on a $2K pc," Computer, vol. 36, pp. 50-57, February 2003.
37. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood, "Pin: building customized program analysis tools with dynamic instrumentation," in PLDI '05, 2005, pp. 190-200.
38. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood, "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," SIGARCH Comput. Archit. News, vol. 33, no. 4, pp. 92-99, 2005.