Checking cache-coherence protocols with TLA+

Formal Methods in System Design

Volumn 22, Issue 2, 2003, Pages 125-131

  Joshi, Rajeev ^a   Lamport, Leslie ^b   Matthews, John ^c   Tasiran, Serdar ^a   Tuttle, Mark ^a   Yu, Yuan ^b  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b MICROSOFT RESEARCH   (United States)

^c OREGON HEALTH AND SCIENCE UNIVERSITY   (United States)

Author keywords

Cache coherence; Model checking; TLA; TLC

Indexed keywords

ALGORITHMS; CACHE MEMORY; COMPUTER HARDWARE; COMPUTER SOFTWARE; JAVA PROGRAMMING LANGUAGE; MULTIPROCESSING SYSTEMS; NETWORK PROTOCOLS;

CACHE-COHERENCE PROTOCOLS; MODEL CHECKING;

COMPUTER HARDWARE DESCRIPTION LANGUAGES;

EID: 0038005447     PISSN: 09259856     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1022969405325     Document Type: Article

References (7)

1. Alpha Architecture Committee, Alpha Architecture Reference Manual, 3rd ed., Digital Press, Boston, 1998.
2. Intel Corporation, IA-64 System Architecture, Vol. 2 of Intel IA-64 Architecture Software Developers Manual. Intel, 2000.
3. K. Gharachorloo, M. Sharma, S. Steely, and S. Van Doren, "Architecture and design of AlphaServer GS320," in Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems, 2000, pp. 13-24.
4. L. Lamport, "The temporal logic of actions," ACM Transactions on Programming Languages and Systems, Vol. 16, No. 3, pp. 872-923, 1994.
5. L. Lamport, Specifying Systems, Addison-Wesley, 2002.
6. S. Tasiran, Y. Yu. B. Batson, and S. Kreider, "Using formal specifications to monitor and guide simulation: Verifying the cache coherence engine of the Alpha 21364 microprocessor," in Proceedings of the 3rd IEEE Workshop on Microprocessor Test and Verification, Common Challenges and Solutions, 2002.
7. + specifications," in L. Pierre and T. Kropt (Ed.). Correct Hardware Design and Verification Methods, Vol. 1703 of Lecture Notes in Computer Science, Springer-Verlag, 1999, pp. 54-66.