Token tenure: PATching token counting using directory-based cache coherence

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue 2008 PROCEEDINGS, 2008, Pages 47-58

  Raghavan, Arun ^a   Blundell, Colin ^a   Martin, Milo M K ^a  

^a UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BEST-EFFORT; CACHE COHERENCE; COHERENCE PROTOCOL; DIRECTORY PROTOCOL; ENCODINGS; HOME NODES; IN-BETWEEN; LARGE SYSTEM; PERFORMANCE PENALTIES; SMALL SYSTEMS;

SCALABILITY;

EID: 66749116576     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2008.4771778     Document Type: Conference Paper

References (30)

1. M. E. Acacio, J. González, J. M. García, and J. Duato, "Owner Prediction for Accelerating Cache-to-Cache Transfers in a cc-NUMA Architecture," in Proceedings of SC2002, Nov. 2002.
2. M. E. Acacio, J. González, J. M. García, and J. Duato, "The Use of Prediction for Accelerating Upgrade Misses in cc-NUMA Multiprocessors," in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, Sep. 2002, pp. 155-164.
3. A. R. Alameldeen, M. M. K. Martin, C. J. Mauer, K. E. Moore, M. Xu, D. J. Sorin, M. D. Hill, and D. A. Wood, "Simulating a $2M Commercial Server on a $2K PC," IEEE Computer, vol. 36, no. 2, pp. 50-57, Feb. 2003.
4. L. A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese, "Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing," in Proceedings of the 27th Annual International Symposium on Computer Architecture, Jun. 2000, pp. 282-293.
5. E. E. Bilir, R. M. Dickson, Y. Hu, M. Plakal, D. J. Sorin, M. D. Hill, and D. A. Wood, "Multicast Snooping: A New Coherence Method Using a Multicast Address Network," in Proceedings of the 26th Annual International Symposium on Computer Architecture, May 1999, pp. 294-304.
6. L. Cheng, J. B. Carter, and D. Dai, "An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing," in Proceedings of the 13th Symposium on High-Performance Computer Architecture, Feb. 2007, pp. 328-339.
7. B. Cuesta, A. Robles, and J. Duato, "An Effective Starvation Avoidance Mechanism to Enhance the Token Coherence Protocol," in Proceedings of the 15th EUROMICRO International Conference on Parallel, Distributed, and Network-Based Processing (PDP'07), 2007.
8. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004.
9. R. Fernandez-Pascual, J. M. Garcia, M. E. Acacio, and J. Duato, "A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures," in Proceedings of the 13th Symposium on High-Performance Computer Architecture, Feb. 2007.
10. M. Galles, "Spider: A High-Speed Network Interconnect," IEEE Micro, vol. 17, no. 1, pp. 34-39, 1997.
11. A. Gupta, W.-D. Weber, and T. Mowry, "Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes," in International Conference on Parallel Processing (ICPP), vol. I, 1990, pp. 312-321.
12. E. Hagersten and M. Koster, "WildFire: A Scalable Path for SMPs," in Proceedings of the Fifth Symposium on High-Performance Computer Architecture, Jan. 1999, pp. 172-181.
13. H. H. J. Hum and J. R. Goodman, "Forward State for use in Cache Coherency in a Multiprocessor System," U.S. Patent 6,922,756, Jul., 2005.
14. N. E. Jerger, L.-S. Peh, and M. Lipasti, "Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support," in Proceedings of the 35th Annual International Symposium on Computer Architecture, Jun. 2008.
15. N. E. Jerger, L.-S. Peh, and M. H. Lipasti, "Circuit-Switched Coherence," in Proceedings of the IEEE International Symposium on Networks-on-Chip, Apr. 2008.
16. J. Laudon and D. Lenoski, "The SGI Origin: A ccNUMA Highly Scalable Server," in Proceedings of the 24th Annual International Symposium on Computer Architecture, Jun. 1997, pp. 241-251.
17. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hållberg, J. Högberg, F. Larsson, A. Moestedt, and B. Werner, "Simics: A Full System Simulation Platform," IEEE Computer, vol. 35, no. 2, pp. 50-58, Feb. 2002.
18. M. M. K. Martin, "Token Coherence," Ph.D. dissertation, University of Wisconsin, 2003.
19. M. M. K. Martin, P. J. Harper, D. J. Sorin, M. D. Hill, and D. A. Wood, "Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared Memory Multiprocessors," in Proceedings of the 30th Annual International Symposium on Computer Architecture, Jun. 2003, pp. 206-217.
20. M. M. K. Martin, M. D. Hill, and D. A. Wood, "Token Coherence: Decoupling Performance and Correctness," in Proceedings of the 30th Annual International Symposium on Computer Architecture, Jun. 2003, pp. 182-193.
21. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood, "Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset," Computer Architecture News, 2005.
22. M. M. K. Martin, D. J. Sorin, M. D. Hill, and D. A. Wood, "Bandwidth Adaptive Snooping," in Proceedings of the Eighth Symposium on High-Performance Computer Architecture, Feb. 2002, pp. 251-262.
23. M. R. Marty, J. D. Bingham, M. D. Hill, A. J. Hu, M. M. K. Martin, and D. A. Wood, "Improving Multiple-CMP Systems Using Token Coherence," in Proceedings of the 11th Symposium on High-Performance Computer Architecture, Feb. 2005.
24. M. R. Marty and M. D. Hill, "Coherence Ordering for Ring-based Chip Multiprocessors," in Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2006.
25. M. R. Marty and M. D. Hill, "Virtual Hierarchies to Support Server Consolidation," in Proceedings of the 34th Annual International Symposium on Computer Architecture, Jun. 2007.
26. A. Meixner and D. J. Sorin, "Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures," in Proceedings of the 13th Symposium on HighPerformance Computer Architecture, Feb. 2007.
27. K. Strauss, X. Chen, and J. Torrellas, "Flexible Snooping: Adaptive Forwarding and Filtering of Snoops, in Embedded-Ring Multiprocessors," in Proceedings of the 33rd Annual International Symposium on Computer Architecture, Jun. 2006.
28. K. Strauss, X. Chen, and J. Torrellas, "Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors," in Proceedings of the 40th Annual IEEE/ACM International Symposium on Micro architecture, Dec. 2007.
29. P. Sweazey and A. J. Smith, "A Class of Compatible Cache Consistency Protocols and their Support by the IEEE Fu-turebus," in Proceedings of the 13th Annual International Symposium on Computer Architecture, Jun. 1986, pp. 414-423.
30. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations," in Proceedings of the 22nd Annual International Symposium on Computer Architecture, Jun. 1995, pp. 24-37.