FPGAs in industrial control applications

IEEE Transactions on Industrial Informatics

Volumn 7, Issue 2, 2011, Pages 224-243

  Monmasson, Eric ^a   Idkhajine, Lahoucine ^b   Cirstea, Marcian N ^c   Bahri, Imene ^a   Tisan, Alin ^c   Naouar, Mohamed Wissem ^d  

^a UNIVERSITÉ DE CERGY PONTOISE   (France)

^b ARTS ET MÉTIERS PARISTECH   (France)

^c ANGLIA RUSKIN UNIVERSITY   (United Kingdom)

^d UNIVERSITY OF TUNIS EL MANAR   (Tunisia)

Author keywords

Artificial intelligence (AI); design methodology; design tools; extended Kalman filter (EKF); field programmable gate array (FPGA); industrial control applications; neural networks (NNs); sensorless motor controller; system on chip (SoC)

Indexed keywords

ARTIFICIAL INTELLIGENCE; CONTROLLERS; EXTENDED KALMAN FILTERS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATED CIRCUIT DESIGN; LOGIC GATES; PROGRAMMABLE LOGIC CONTROLLERS; SYSTEM-ON-CHIP;

DESIGN METHODOLOGY; DESIGN TOOL; INDUSTRIAL CONTROL APPLICATIONS; MOTOR CONTROLLERS; NEURAL NETWORKS (NNS); SYSTEM ON CHIPS (SOC);

SENSORLESS CONTROL;

EID: 79955847141     PISSN: 15513203     EISSN: None     Source Type: Journal    
DOI: 10.1109/TII.2011.2123908     Document Type: Article

References (113)

1. A. V. Deshmukh, Microcontrollers, Theory and Applications, ser. The Companies, Computer Engineering Series. New York: Mac- Graw-Hill, 2007.
2. P. Lapsley, DSP Processor Fundamentals: Architecture and Features. Piscataway, NJ: IEEE Press, 1997.
3. W. H. Wolf, FPGA-Based System Design. Englewood Cliffs, NJ: Prentice-Hall, 2004.
4. Actel on-line literature. [Online]. Available: www.actel.com
5. E. Monmasson and M. Cirstea, "Guest editorial special section on field programmable gate arrays (FPGAs) used in industrial control systems," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1807-1809, Aug. 2007.
6. E. Monmasson and M. Cirstea, "Guest editorial special section on field programmable gate arrays (FPGAs) used in industrial control systems," IEEE Trans. Ind. Electron., vol. 55, no. 4, pp. 1499-1500, Apr. 2008.
7. J. Munoz-Castaner, R. Asorey-Cacheda, F. J. Gil-Castineira, F. J. Gonzalez- Castano, and P. S. Rodriguez-Hernandez, "A review of aeronautical electronics and its parallelism with automotive electronics," IEEE Trans. Ind. Electron., vol. 54, no. 99, p. 1, Apr. 2010.
8. P. Conmy and I. Bate, "Component-based safety analysis of FPGAs," IEEE Trans. Ind. Informat., vol. 6, no. 2, p. 195, May 2010.
9. F. Salewski and S. Kowalewski, "Hardware/software design considerations for automotive embedded systems," IEEE Trans. Ind. Informat., vol. 4, no. 3, p. 56, Aug. 2008.
10. H. Guzman-Miranda, L. Sterpone, M. Violante, M. A. Aguirre, and M. Gutierrez-Rizo, "Coping with the obsolescence of safety- or missioncritical embedded systems using FPGAs," IEEE Trans. Ind. Electron., vol. 58, no. 3, p. 814, Mar. 2011.
11. M. A. Gora, A. Maiti, and P. Schaumont, "Coping with the obsolescence of safety- or mission-critical embedded systems using FPGAs," IEEE Trans. Ind. Informat., vol. 6, no. 4, p. 719, Nov. 2010.
12. F. Simonot-Lion, "Guest editorial special section on in-vehicle embedded systems," IEEE Trans. Ind. Informat., vol. 56, no. 4, pp. 372-374, Oct. 2009.
13. F. Baronti, E. Petri, S. Saponara, L. Fanucci, R. Roncella, R. Saletti, P. D'Abramo, and R. Serventi, "Design and verification of hardware building blocks for high-speed and fault-tolerant in-vehicle networks," IEEE Trans. Ind. Electron., vol. 58, no. 3, p. 792, Mar. 2011.
14. J.-J. Chen, X. S. Hu, D. Mossé, and L. Thiele, "Guest editorial special section on power-aware computing," IEEE Trans. Ind. Informat., vol. 6, no. 3, pp. 253-254, Jul. 2010.
15. J. Choi and H. Cha, "A processor power management scheme for handheld systems considering off-chip contributions," IEEE Trans. Ind. Informat., vol. 6, no. 3, pp. 255-264, Jul. 2010.
16. F. Sun, H.Wang, F. Fu, and X. Li, "Survey of FPGA lowpower design," in Proc. ICICIP'2010 Conf., 2010, pp. 547-550.
17. P. Ferrari, A. Flammini, D. Marioli, and A. Taroni, "A distributed instrument for performance analysis of real-time Ethernet networks," IEEE Trans. Ind. Informat., vol. 4, no. 1, pp. 16-25, Feb. 2008. (Pubitemid 351459550)
18. S. Fischmeister, R. Trausmuth, and I. Lee, "Hardware acceleration for conditional state-based communication scheduling on real-time Ethernet," IEEE Trans. Ind. Informat., vol. 5, no. 3, pp. 325-337, Jul. 2009.
19. L. Vachhani and K. Sridharan, "Hardware-efficient prediction-correction- based generalized-Voronoi-diagram construction and FPGA implementation," IEEE Trans. Ind. Electron., vol. 55, no. 4, p. 1558, Apr. 2008.
20. L. Vachhani, K. Sridharan, and P. K. Meher, "Efficient FPGA realization of CORDIC with application to robotic exploration," IEEE Trans. Ind. Electron., vol. 56, no. 12, p. 4915, Dec. 2009.
21. C.-C. Tsai, H.-C. Huang, and S.-C. Lin, "FPGA-based parallel DNA algorithm for optimal configurations of an omnidirectional mobile service robot performing fire extinguishment," IEEE Trans. Ind. Electron., vol. 58, no. 3, p. 1016, Mar. 2011.
22. H. Tanaka, K. Ohnishi, H. Nishi, T. Kawai, Y. Morikawa, S. Ozawa, and T. Furukawa, "Implementation of bilateral control system based on acceleration control using FPGA for multi-DOF haptic endoscopic surgery robot," IEEE Trans. Ind. Electron., vol. 56, no. 3, p. 618, Mar. 2009.
23. L. Tianjian and Y. Fujimoto, "Control system with high-speed and realtime communication links," IEEE Trans. Ind. Electron., vol. 55, no. 4, p. 1548, Apr. 2008.
24. E. Monmasson, M. W. Naouar, and L. Idkhajine, "FPGA-based controllers for power electronics and drive applications," IEEE Ind. Electron. Mag., vol. 5, no. 1, pp. 1-13, Mar. 2011.
25. O. Lopez, J. Alvarez, J. Doval-Gandoy, and F. D. Freijedo, "Multilevel multiphase space vector PWM algorithm," IEEE Trans. Ind. Electron., vol. 55, no. 5, pp. 1933-1942, May 2008. (Pubitemid 351728748)
26. B. J. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digital controller IC for dc-dc converters," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 438-446, Jan. 2003.
27. S. C. Huerta, A. de Castro, O. Garcia, and J. A. Cobos, "FPGA-based digital pulsewidth modulator with time resolution under 2 ns," IEEE Trans. Power Electron., vol. 23, no. 6, pp. 3135-3141, Nov. 2008.
28. A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 301-308, Jan. 2003.
29. A. Myaing and V. Dinavahi, "FPGA-based real-time emulation of power electronic systems with detailed representation of device characteristics," IEEE Trans. Ind. Electron., vol. 58, no. 1, pp. 358-368, Dec. 2010.
30. M.-W. Naouar, E. Monmasson, A. A. Naassani, I. Slama-Belkhodja, and N. Patin, "FPGA-based current controllers for AC machine drives-A review," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1907-1925, Aug. 2007. (Pubitemid 47271264)
31. S. Karimi, A. Gaillard, P. Poure, and S. Saadate, "FPGA-based realtime power converter failure diagnosis for wind energy conversion systems," IEEE Trans. Ind. Electron., vol. 55, no. 12, pp. 4299-4308, Dec. 2008.
32. F. Blaabjerg, P. C. Kjaer, P. O. Rasmussen, and C. Cossar, "Improved digital current control methods in switched reluctance motor drives," IEEE Trans. Power Electron., vol. 14, no. 3, pp. 563-572, May 1999.
33. K. Tazi, E. Monmasson, and J. P. Louis, "Description of an entirely reconfigurable architecture dedicated to the current vector control of a set of AC machines," in Proc. IEEE-IECON'99 Conf., 1999, pp. 1415-1420. (Pubitemid 32132072)
34. Y.-S.Kung, R.-F. Fung, and T.-Y. Tai, "Realization of a motion control IC for x-y table based on novel FPGA technology," IEEE Trans. Ind. Electron., vol. 56, no. 1, pp. 43-53, Jan. 2009.
35. A. Fratta, G. Griffero, and S. Nieddu, "Comparative analysis among DSP and FPGA-based control capabilities in PWM power converters," in Proc. IEEE IECON'04 Conf., 2004, pp. 257-262. (Pubitemid 40845817)
36. B. Miao, R. Zane, and D. Maksimovic, "System identification of power converters with digital control through cross-correlation methods," IEEE Trans. Power Electron., vol. 20, no. 5, pp. 1093-1099, Sep. 2005. (Pubitemid 41388121)
37. A. Ordaz-Moreno, R. De Jesus Romero-Troncoso, J. A. Vite-Frias, J. R. Rivera-Gillen, and A. Garcia-Perez, "Automatic online diagnosis algorithm for broken-bar detection on induction motors based on discrete wavelet transform for FPGA implementation," IEEE Trans. Ind. Electron., vol. 55, no. 5, pp. 2193-2202, May 2008. (Pubitemid 351728770)
38. P. S. Valsan and K. S. Swarup, "High-speed fault classification in power lines: Theory and FPGA-based implementation," IEEE Trans. Ind. Electron., vol. 56, no. 5, pp. 1793-1800, May 2009.
39. Xilinx on-line literature. [Online]. Available: www.xilinx.com
40. Altera on-line literature. [Online]. Available: www.altera.com
41. J. J. Rodriguez-Andina, M. J. Moure, and M. D. Valdes, "Features, design tools, and application domains of FPGAs," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1810-1823, Aug. 2007. (Pubitemid 47271262)
42. E. Monmasson and M. Cirstea, "FPGA design methodology for industrial control systems-A review," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1824-1842, Aug. 2007. (Pubitemid 47097232)
43. E. Monmasson, L. Idkhajine, I. Bahri, M. W. Naouar, and L. Charaabi, "Design methodology and FPGA-based controllers for power electronics and drive applications," in Proc. ICIEA'2010 Conf., Taichung, Taiwan, pp. 2328-2338.
44. L. Idkhajine, E. Monmasson, M.-W. Naouar, A. Prata, and K. Bouallaga, "Fully integrated FPGA-based controller for synchronous motor drives," IEEE Trans. Ind. Electron., vol. 56, no. 10, pp. 4006-4017, Oct. 2009.
45. K. Eshraghian, "SoC emerging technologies," IEEE Proc., vol. 94, no. 6, pp. 1197-1213, Jun. 2006.
46. G. Martin, "Overview of the MPSoC design challenge," in Proc. DAC'06 Conf., 2006, CD-ROM.
47. R. Obermaisser and P. Gutwenger, "Model-based development of MPSoCs with support for early validation," in Proc. IEEE IECON'09 Conf., 2009, CD-ROM.
48. R. Kumar, D. Tullsen, and N. Jouppi, "Core architecture optimization for heterogeneous chip multiprocessors," in Proc. PACT'2006 Conf., Seattle, Apr. 2006, pp. 23-32. (Pubitemid 46601078)
49. M. Youssef, S. Yoo, A. Sasongko, Y. Paviot, and A. A. Jerraya, "Debugging HW/SW interface for MPSoC: Video encoder system design case study," in Proc. DAC'04 Conf., 2004, CD-ROM.
50. C. A. Zeferino, M. E. Kreutz, L. Carro, and A. A. Susin, "A study on communication issues for systems-on-chip," in Proc. SBCCI Conf., 2002, pp. 121-126.
51. A. Brinkmann, J. Niemann, I. Hehemann, D. Langen, M. Porrmann, and U. Ruckert, "On-chip interconnects for next generation systems- on-chips," in Proc. IEEE ASIC SOC Conf., 2002, pp. 212-215.
52. P. P. Pande, C. Grecu, M. Jones, and A. Ivanov, "Performance evaluation and design trade-offs for network-on-chip interconnect architectures," IEEE Trans. Comput., vol. 54, no. 8, pp. 1025-1040, Aug. 2005. (Pubitemid 41235938)
53. J. J. Labrosse, MicroC/OS II: The Real Time Kernel, 2nd ed. Lawrence, KA: CMP Books, 2002.
54. M. W. Naouar, A. A. Naassani, E. Monmasson, and I. Slama- Belkhodja, "FPGA-based predictive current for synchronous machine speed drive," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 2115-2126, Jul. 2008.
55. S. Bolognani, L. Tubiana, and M. Zigliotto, "Extended Kalman filter tuning in sensorless PMSM drives," IEEE Trans. Ind. Electron., vol. 39, no. 6, pp. 276-281, Nov. 2003.
56. A. Akrad, M. Hilairet, and D. Diallo, "A sensorless PMSM drive using a two stage extended Kalman estimator," in Proc. IECON'2008 Conf., Orlando, FL, pp. 2776-2781.
57. B. Nahid-Mobarakeh, F. Meibody-Tabar, and F. Sargos, "Mechanical sensorless control of PMSM with online estimation of stator resistance," IEEE Trans. Ind. Appl., vol. 40, no. 2, pp. 457-471, Mar./Apr. 2004.
58. M. Bendjedia, Y. Ait-Amirat, B.Walther, and A. Berthon, "Sensorless control of hybrid stepper motor," in Proc. EPE Conf., 2007, pp. 1-10, CD-ROM.
59. P. Brandstetter, M. Kuchar, and D. Vinklarek, "Estimation techniques for sensorless speed control of induction motor drive," in Proc. IEEE ISIE Conf., 2006, CD-ROM.
60. A. Maalouf, L. Idkhajine, S. Le Ballois, and E. Monmasson, "FPGAbased sensorless control of brushless synchronous starter generator for aircraft application," IET Electric Power Appl. J., 2011, accepted for publication.
61. L. Idkhajine, E. Monmasson, and A. Maalouf, "Fully FPGA-based sensorless control for AC drive using an extended Kalman filter," in Proc. IECON'2009 Conf., Porto, Portugal, pp. 2925-2930.
62. L. Idkhajine, E. Monmasson, and A. Maalouf, "Extended Kalman filter for AC drive sensorless speed controller-FPGA-based solution or DSP-based solution," in Proc. ISIE'2010 Conf., Bari, Italy, pp. 2759-2764.
63. L. Idkhajine and E. Monmasson, "Optimized FPGA-based extended Kalman filter application to an AC drive sensorless speed controller," in Proc. SPEEDAM'2010 Conf., Pisa, Italy, pp. 1012-1012.
64. Texas Instrument technical documents. [Online]. Available: www.ti.com
65. F. Zhengwei, J. E. Carletta, and R. J. Veillette, "A methodology for FPGA-based control implementation," IEEE Trans. Control Syst. Technol., vol. 13, no. 6, pp. 977-987, Nov. 2005. (Pubitemid 41638149)
66. S. N. Murthy, W. Alvis, R. Shirodkar, K. Valavanis, and W. Moreno, "Methodology for implementation of unmanned vehicle control on FPGA using system generator," in Proc. ICCDCS'2004 Conf., CD-ROM.
67. O. López, J. Alvarez, and J. Doval-Gandoy et al., "Comparison of the FPGA implementation of two multilevel space vector PWM algorithms," IEEE Trans. Ind. Electron., vol. 55, no. 4, pp. 1537-1547, Apr. 2008. (Pubitemid 351585967)
68. D. Zhang and H. Li, "A stochastic-based FPGA controller for an induction motor drive with integrated neural network algorithms," IEEE Trans. Ind. Electron., vol. 55, no. 2, pp. 551-561, Feb. 2008. (Pubitemid 351344228)
69. B. K. Bose, "Neural network applications in power electronics and motor drives-An introduction and perspective," IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 14-33, Feb. 2007. (Pubitemid 46444002)
70. X. Shao and D. Sun, "Development of a new robot controller architecture with FPGA based IC design for improved high-speed performance," IEEE Trans. Ind. Informat., vol. 3, no. 4, pp. 312-321, Nov. 2007.
71. P. Martín and E. Bueno et al., "A methodology for optimizing the FPGA implementation of industrial control systems," in Proc. IECON '09, 2009, pp. 2831-2836.
72. E. J. Bueno and Á. Hernández et al., "A DSP and FPGA-based industrial control with high speed communication interfaces for grid converters applied to distributed power generation systems," IEEE Trans. Ind. Electron., vol. 56, no. 3, pp. 654-669l, Mar. 2009.
73. A. Nelson and T. Marcelo, "Custom architectures for fuzzy and neural networks controllers," JCS&T, vol. 2, no. 7, pp. 9-15, Oct. 2002.
74. NEuroNet Roadmap, Future Prospects for Neural Networks, 2001. [Online]. Available: http://www.eunite.org/eunite/roadmap/ 02Roadmap1.pdf
75. "Neural networks for robotics," IEEE Trans. Ind. Electron., Special Section: Neural Networks for Robotics, vol. 44, no. 6, pp. 745-860, Dec. 1997.
76. "Fusion of neural nets, fuzzy systems and genetic algorithms in industrial applications," IEEE Trans. Ind. Electron., Special Section: Fusion of Neural Nets, Fuzzy Systems and Genetic Algorithms in Industrial Applications, vol. 46, no. 6, pp. 1049-1254, 1999.
77. A. Gomperts, A. Ukil, and F. Zurfluh, "Development and implementation of parameterized FPGA-based general purpose neural networks for online applications," IEEE Trans. Ind. Informat., vol. 7, no. 1, pp. 78-89, Feb. 2011.
78. Q. N. Le and J. W. Jeon, "Neural-network-based low-speed-damping controller for stepper motor with an FPGA," IEEE Trans. Ind. Electron., vol. 57, no. 9, pp. 3167-3180, Sep. 2010.
79. Y.-S. Kung, M.-S.Wang, and T.-Y. Chuang, "FPGA-based self-tuning PID controller using RBF neural network and its application in X-Y table," in Proc. IEEE Int. Symp. Ind. Electron.ISIE 2009, Jul. 2009, pp. 694-699.
80. S. Sanchez-Solano, R. Senhadji, A. Cabrera, I. Baturone, C. J. Jimenez, and A. Barriga, "Prototyping of fuzzy logic-based controllers using standard FPGA development boards," in Proc. 13th IEEE Int. Workshop on Rapid System Prototyping (RSP'02), 2002, CD-ROM.
81. S. Poorani, T. V. S. Urmila Priya, K. Udaya Kumar, and S. Renganarayanan, "FPGA based fuzzy logic controller for electric vehicle," J. Inst. Elect. Eng., Singapore, vol. 45, no. 5, pp. 1-14, 2005.
82. D. Kim, "An implementation of fuzzy logic controller on the reconfigurable FPGA system," IEEE Trans. Ind. Electron., vol. 47, no. 3, pp. 703-715, Jun. 2000.
83. E. Lago, M. A. Hinojosa, C. J. Jiménez, A. Barriga, and S. Sánchez- Solano, "Implementation of fuzzy controllers," 1997. [Online]. Available: http://citeseer.ist.psu.edu/46515.html
84. F. J. Lin, D. H. Wang, and P. K. Huang, "FPGA-based fuzzy slidingmode control for a linear induction motor drive," IEE Proc. Electric Power Appl., vol. 152, no. 5, pp. 1137-1148, Sep. 2005.
85. C. Cecati, F. Ciancetta, and P. Siano, "A FPGA/fuzzy logic-Based multilevel inverter," in Proc. IEEE Int. Symp. Ind. Electron., ISIE 2009, July 2009, pp. 706-711.
86. J. Chia-Feng, L. Chun-Ming, L. Chiang, and W. Chi-Yen, "Ant colony optimization algorithm for fuzzy controller design and its FPGA implementation," IEEE Trans. Ind. Electron., vol. 55, no. 3, pp. 1453-1462, Mar. 2008.
87. S. Sanchez-Solano, E. del Toro, M. Brox, I. Baturone, and A. Barriga, "A design environment for synthesis of embedded fuzzy controllers on FPGAs," in Proc. IEEE Int. Conf. Fuzzy Syst. (FUZZ), Jul. 2010, pp. 1-8.
88. M. Trimborne, "Optimizing intelligent DAQ devices with NI Lab- VIEW 8," National Instruments News, Feb. 21, 2006.
89. J. Truchard, "Bringing FPGA design to application domain experts," in Proc. Int. Conf. Field-Programmable Technol. (FPT), Aug. 2010, p. iii.
90. T. N. G. W. Tran and H. A. Andrade, "A graphical programming and design environment for FPGA-based hardware," in Proc. 2010 Int. Conf. Field-Programmable Technol. (FPT), Aug. 2010, pp. 337-340.
91. P. C. Samuel and R. N. Gupta, "Wind energy conversion based on seven-level cascaded H-bridge inverter using LabVIEW FPGA," in Proc. Int. Conf. Power, Control and Embedded Syst. (ICPCES), Dec. 2010, pp. 1-6.
92. S. R. V. Gadgil, M. S. D. Panse, and K. Tuckley, "Sea state monitoring HF radar controller using reconfigurable LabView FPGA," in Proc. Int. Conf. Adv. Comput., Control, Telecommun. Technol., ACT'09, Dec. 2009, pp. 395-397.
93. B. McMickell, P. J. Tanzillo, T. Kreider, and K. Ilic, "Rapid development of space applications with responsive digital electronics board and LabVIEW FPGA," in Proc. NASA/ESA Conf. Adaptive Hardware Syst. (AHS), Jun. 2010, pp. 78-81.
94. M. Kaminski and T. Orlowska-Kowalska, "FPGA realization of the neural speed estimator for the drive system with elastic coupling," in Proc. 35th Annu. Conf. IEEE Ind. Electron., IECON'09, Nov. 2009, pp. 2831-2836.
95. C. Ortega and A. M. Tyrell, "A hardware implementation of an embryonic architecture using virtex FPGAs," in Proc. 3rd Int. Conf. Evolvable Systems: From Biology to Hardware, 2000, pp. 155-164, 3-540- 67338-5.
96. W. Adi and K. Benkrid, "Adaptive and evolvable hardware security architectures," in Proc. NASA/ESA Conf. Adaptive Hardware Syst. (AHS), Jun. 2010, pp. 194-198.
97. K. Glette, J. Torresen, and M. Hovin, "Intermediate level FPGA reconfiguration for an online EHW pattern recognition system," in Proc. NASA/ESA Conf. Adaptive Hardware Syst., AHS'09, Jul. 2009, pp. 19-26.
98. P. Fernando, S. Katkoori, D. Keymeulen, R. Zebulum, and A. Stoica, "Customizable FPGA IP core implementation of a general-purpose genetic algorithm engine," IEEE Trans. Evol. Comput., vol. 14, no. 1, pp. 133-149, Feb. 2010.
99. M. Samie, G. Dragffy, and T. Pipe, "Bio-inspired self-test for evolvable fault tolerant hardware systems," in Proc. NASA/ESA Conf. Adaptive Hardware Syst. (AHS), Jun. 2010, pp. 325-332.
100. P. Conmy and I. Bate, "Component-based safety analysis of FPGAs," IEEE Trans. Ind. Informat., vol. 6, no. 2, pp. 195-205, May 2010.
101. B. M.Wilamowski and H. Yu, "Improved computation for Levenberg- Marquardt training," IEEE Trans. Neural Netw., vol. 21, no. 6, pp. 930-937, 2010.
102. B. M. Wilamowski, N. J. Cotton, O. Kaynak, and G. Dundar, "Computing gradient vector and Jacobian matrix in arbitrarily connected neural networks," IEEE Trans. Ind. Electron., vol. 55, no. 10, pp. 3784-3790, Oct. 2008.
103. A. Dinu and M. N. Cirstea, "A digital neural network FPGA direct hardware implementation algorithm," in Proc. ISIE'07, Vigo, Spain, 2007, pp. 2307-2312.
104. A. Dinu, M. N. Cirstea, and S. E. Cirstea, "Direct neural networks hardware implementation algorithm," IEEE Trans. Ind. Electron., vol. 57, no. 5, pp. 1845-1848, May 2010.
105. A. Dinu, "FPGA neural controller for three phase sensorless induction motor drive systems," Ph.D. dissertation, De Montfort Univ., Leicester, U.K., 2000.
106. A. Aounis, M. McCormick, and M. N. Cirstea, "A novel approach to induction motor controller design and implementation," in Proc. IEEE Power Conversion Conf. (PCC), Osaka, Japan, Apr. 2002, pp. 993-998.
107. A. Tisan et al., "Architecture and algorithms for synthesizable neural networks with on-chip learning," in Proc. 8th Int. Symp. Signals, Circuits, Syst., ISSCS'07, 2007, no. 1, pp. 265-268.
108. A. Tisan, M. N. Cirstea, S. Oniga, and A. Buchman, "Artificial olfaction system with hardware on-chip learning neural networks," in Proc. IEEE Int. Conf. Optimization of Electrical and Electronic Equipment (OPTIM 2010), Brasov, Romania, May 20-22, 2010, pp. 884-889.
109. D. Zhang, H. Li, and S. Y. Foo, "A simplified FPGA implementation of neural network algorithms integrated with stochastic theory for power electronics applications," in Proc. Ind. Electron. Conf., IECON'05, Raleigh, NC, 2005, pp. 1018-1024.
110. H. Amin et al., "Piecewise linear approximation applied to nonlinear function of a neural network," IEE Proc. Circuits, Devices Syst., vol. 144, no. 6, pp. 313-317, 1997. (Pubitemid 127754695)
111. M. T. Tommiska, "Efficient digital implementation of the sigmoid function for reprogrammable logic," IEE Proc. Comput. Digital Tech., no. 6, pp. 403-411, 2003.
112. O. Cheng, W. Abdulla, and Z. Salcic, "Hardware-software codesign of automatic speech recognition system for embedded real-time applications," IEEE Trans. Ind. Electron., vol. 58, no. 3, pp. 850-859, Mar. 2011.
113. L. Siew-Kei, T. Srikanthan, and C. T. Clarke, "Selecting profitable custom instructions for area-time-efficient realization on reconfigurable architectures," IEEE Trans. Ind. Electron., vol. 58, no. 3, pp. 850-859, Oct. 2009.