Model-based development of MPSoCs with support for early validation

IECON Proceedings (Industrial Electronics Conference)

Volumn , Issue , 2009, Pages 2867-2873

  Obermaisser, R ^a   Gutwenger, P ^a  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SCENARIO; BEHAVIORAL MODEL; BEHAVIORAL SPECIFICATION; CONTROL LOOP; CONTROL LOOP STABILITY; DEVELOPMENT PROCESS; IMPLEMENTATION MODELS; IP CORE; LEVEL OF ABSTRACTION; MODEL BASED DEVELOPMENT; MULTIPROCESSOR-SYSTEM; NETWORK-ON-A-CHIP; SEAMLESS SYSTEM; SINGLE CHIPS; SYSTEMC; TIME DOMAIN; TOOL SUPPORT;

COMPUTER SIMULATION; INDUSTRIAL ELECTRONICS; REMOTE CONTROL;

SPECIFICATIONS;

EID: 77951616726     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IECON.2009.5415397     Document Type: Conference Paper

References (12)

1. B. Shekhar, "Thousand core chips: a technology perspective," in DAC '07: Proceedings of the 44th annual conference on Design automation. New York, NY, USA: ACM, 2007, pp. 746-749.
2. M. Azimi and et al., "Tera-scale computing," Intel Technology Journal, vol.11, no.3, 2007.
3. "International roadmap of semiconductors - 2007 edition, section design," SIA, Tech. Rep.
4. R. Obermaisser, C. E. Salloum, B. Huber, and H. Kopetz, "The time-triggered system-on-a-chip architecture," in Proc. of the IEEE International Symposium on Industrial Electronics, Cambridge, UK, Jun. 2008, pp. 1941-1947.
5. H. Kopetz and N. Suri, "Compositional design of RT systems: A conceptual basis for specification of linking interfaces," in Proc. of the 6th IEEE Int. Symposium on Object-Oriented Real-Time Distributed Computing, May 2003, pp. 51-60.
6. J. Muttersbach and a. W. F. T. Villiger, "Practical design of globally-asynchronous locally-synchronous systems," in ASYNC '00: Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems. Washington, DC, USA: IEEE Computer Society, 2000, p. 52.
7. TTSoC, "TT-SoC time-triggered system-on-a-chip architecture, FIT-IT project 813299/7852 - deliverable D2.2: Design of the NoC-FPGA," Tech. Rep., Oct. 2007.
8. G. Engleder, "Time-triggered network-on-a-chip," Master's thesis, Vienna University of Technology, Faculty of Computer Science, Real-Time Systems Group, 2007.
9. J. Rushby, "Partitioning for avionics architectures: Requirements, mechanisms, and assurance," NASA Langley Research Center, NASA Contractor Report CR-1999-209347, Jun. 1999.
10. A. Avizienis, J. Laprie, and B. Randell, "Fundamental concepts of dependability," in Proc. of ISW 2000. 34th Information Survivability Workshop. IEEE, 2000, pp. 7-12. [Online]. Available: http://citeseer. nj.nec.com/avizienis01fundamental.html
11. Abstract Syntax Notation One (ASN.1): Specification of Basic Notation, ISO/IEC 8824-1:1995, ITU-T Rec. X.680, ISO/IEC: Int. Organization for Standardization / Int. Electrotechnical Commission, 1994.
12. A. Bondavalli, S. Chiaradonna, F. D. Giandomenico, and F. Grandoni, "Threshold-based mechanisms to discriminate transient from intermittent faults," IEEE Transactions on Computers, vol.49, no.3, pp. 230-245, Mar. 2000.